Mapping Imperfect Loops to Coarse-Grained Reconfigurable Architectures | IEEE Journals & Magazine | IEEE Xplore