A Unified Design Flow to Automatically Generate On-Chip Monitors During High-Level Synthesis of Hardware Accelerators | IEEE Journals & Magazine | IEEE Xplore