Full Chip Impact Study of Power Delivery Network Designs in Gate-Level Monolithic 3-D ICs | IEEE Journals & Magazine | IEEE Xplore