Detailed-Placement-Enabled Dynamic Power Optimization of Multitier Gate-Level Monolithic 3-D ICs | IEEE Journals & Magazine | IEEE Xplore