Layer Assignment of Buses and Nets With Via-Count Constraint in High-Speed PCB Designs | IEEE Journals & Magazine | IEEE Xplore