Design Methodology for TFT-Based Pseudo-CMOS Logic Array With Multilayer Interconnection Architecture and Optimization Algorithms | IEEE Journals & Magazine | IEEE Xplore