Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA | IEEE Journals & Magazine | IEEE Xplore