Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICs | IEEE Journals & Magazine | IEEE Xplore