Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach | IEEE Journals & Magazine | IEEE Xplore