Highly Efficient Test Architecture for Low-Power AI Accelerators | IEEE Journals & Magazine | IEEE Xplore