FPGA realization of a novel frontend signal processor for pager decoders | IEEE Journals & Magazine | IEEE Xplore