Design and implantation of an ASIC architecture for 1.6 kbps speech synthesis | IEEE Journals & Magazine | IEEE Xplore