A systolic architecture for fast stack sequential decoders | IEEE Journals & Magazine | IEEE Xplore