A multiprocessor architecture for multiple path stack sequential decoders | IEEE Journals & Magazine | IEEE Xplore