Reconfigurable Hardware Architectures for Sequential and Hybrid Decoding | IEEE Journals & Magazine | IEEE Xplore