An Efficient SoC Test Technique by Reusing On/Off-Chip Bus Bridge | IEEE Journals & Magazine | IEEE Xplore