Slope Interconnect Effort: Gate-Interconnect Interdependent Delay Modeling for Early CMOS Circuit Simulation | IEEE Journals & Magazine | IEEE Xplore