A Universal VLSI Architecture for Reed–Solomon Error-and-Erasure Decoders | IEEE Journals & Magazine | IEEE Xplore