Settling Time Optimization for Three-Stage CMOS Amplifier Topologies | IEEE Journals & Magazine | IEEE Xplore