Design Optimization of On-Chip Inductive Peaking Structures for 0.13-- CMOS 40-Gb/s Transmitter Circuits | IEEE Journals & Magazine | IEEE Xplore