Selective State Retention Power Gating Based on Gate-Level Analysis | IEEE Journals & Magazine | IEEE Xplore