A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor | IEEE Journals & Magazine | IEEE Xplore