Power-Efficient Sum of Absolute Differences Hardware Architecture Using Adder Compressors for Integer Motion Estimation Design | IEEE Journals & Magazine | IEEE Xplore