Optimum nMOS/pMOS Imbalance for Energy Efficient Digital Circuits | IEEE Journals & Magazine | IEEE Xplore