A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization | IEEE Journals & Magazine | IEEE Xplore