A Hardware-Efficient Feedback Polynomial Topology for DPD Linearization of Power Amplifiers: Theory and FPGA Validation | IEEE Journals & Magazine | IEEE Xplore