



The University of Manchester Research

Efficient Modeling of Crosstalk Noise On Power **Distribution Networks for Contactless 3-D ICs**

DOI: 10.1109/TCSI.2018.2791498

Document Version Proof

Link to publication record in Manchester Research Explorer

Citation for published version (APA): Papistas, I., & Pavlidis, V. (2018). Efficient Modeling of Crosstalk Noise On Power Distribution Networks for Contactless 3-D ICs. *IEEE Transactions on Circuits and Systems I: Regular Papers*. https://doi.org/10.1109/TCSI.2018.2791498

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers

Citing this paper

Please note that where the full-text provided on Manchester Research Explorer is the Author Accepted Manuscript or Proof version this may differ from the final Published version. If citing, it is advised that you check and use the publisher's definitive version.

General rights

Copyright and moral rights for the publications made accessible in the Research Explorer are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

Takedown policy

If you believe that this document breaches copyright please refer to the University of Manchester's Takedown Procedures [http://man.ac.uk/04Y6Bo] or contact uml.scholarlycommunications@manchester.ac.uk providing relevant details, so we can investigate your claim.



Efficient Modeling of Crosstalk Noise on Power Distribution Networks for Contactless 3-D ICs

Ioannis A. Papistas^(D), *Student Member, IEEE*, and Vasilis F. Pavlidis, *Member, IEEE*

Abstract-An efficient and frequency-dependent model 1 describing the crosstalk noise on power distribution networks 2 due to inductive links in contactless 3-D ICs is presented. A two-3 step approach is followed to model the crosstalk effect. During the 4 first step, the mutual inductance between the power distribution 5 network and the inductive link is analytically determined. Due to the weak dependence of mutual inductance to frequency, 7 a magnetostatic model is proposed for this step. The model 8 includes the physical and electrical characteristics of both the 9 on-chip inductor and the wires of the power distribution network. 10 In this way, different power network topologies can be modeled 11 facilitating noise analysis in the vicinity of the on-chip inductor. 12 This approach is justified by the typical use of regular power 13 network topologies in modern integrated circuits. In the second 14 stage, the noise is assessed with SPICE simulations, considering 15 the mutual inductance between the two structures from the 16 first step and the resistance variations due to high frequency 17 effects. Thus, an efficient, scalable, and accurate method for 18 the analysis of the crosstalk effects due to inductive links is 19 provided, without resorting on computationally expensive and 20 time consuming full-wave simulations. Compared with the full-21 wave simulations, the induced noise is evaluated four orders of 22 magnitude faster with the proposed model. The accuracy of the 23 proposed model is within 10% of the respective noise computed 24 with a commercial electromagnetics simulator using the finite 25 element method. An analysis including the effect of substrate 26 resistivity on the crosstalk noise is also presented. 27

Index Terms—Mutual inductance, crosstalk noise, inductive
 links, power distribution networks, high frequency, contactless
 3-D systems.

I. INTRODUCTION

31

HREE-DIMENSIONAL integration is a promising tech-32 Inology providing multi-functional, high performance, 33 and low power electronics [1]. Especially heterogeneous 34 3-D ICs, are predicted, according to ITRS, to be a poten-35 tial solution for the many challenges encountered by the 36 Mobile and IoT markets [2]. The wider uptake and com-37 mercialisation of 3-D ICs, however, requires effective inter-38 tier communication. Several approaches are considered for 39 inter-tier communication, with through silicon vias (TSV) 40 being the most prominent. Alternatively, contactless solutions 41

The authors are with the Advanced Processor Technologies Group, School of Computer Science, University of Manchester, Manchester M13 9PL, U.K. (e-mail: ioannis.papistas@manchester.ac.uk; pavlidis@cs.man.ac.uk). Digital Object Identifier 10.1109/TCSI.2018.2791498

have emerged, based on either inductive or capacitive coupling [3]–[7].

Despite their inherent simplicity, TSV entail an overhead in cost due to the related manufacturing complexity and possibly low yield [8]–[10]. For example, to alleviate the impact of copper pumping due to the TSV, an additional high thermal annealing process is required, increasing the manufacturing cost [9]. Several other reliability issues need to be considered, such as copper diffusion from the TSV to the substrate, mechanical stresses, and electromigration, each requiring additional processing steps. Furthermore, considerable substrate thinning is imperative for state-of-the-art TSV integration, where the TSV has a diameter of 5 μm or smaller. Consequently, a significant processing cost is incurred due to the handling of the thin wafers.

With contactless inter-tier communication, nevertheless, significant advantages exist for both homogeneous and heterogeneous 3-D ICs. Due to the versatility of the transceiver solutions, seamless integration can be achieved without using level shifters [11] or complicated design rules imposed by TSV. In addition, standard CMOS processes and methodologies are utilised maintaining overall a low processing cost and high manufacturing yield. Furthermore, unique benefits exist including die detachability [12]. Out of the two contactless schemes, nevertheless, capacitive coupling is limited to faceto-face implementations practically supporting only two tier systems, thereby significantly narrowing the scope of multitier integration. Consequently, inductive links are investigated in this paper.

High performance inductive links have been developed 71 recently [5], [13], where the performance of inductive links 72 is comparable to TSV interfaces when signal multiplexing 73 is employed [6]. With wireless inter-tier communication, 74 however, new challenges arise, including interference with 75 components in the vicinity of the on-chip inductors. In wired 76 3-D approaches, the crosstalk noise is localised and often dom-77 inated by the capacitive coupling between adjacent intercon-78 nects [14]. Alternatively, due to the emission of the magnetic 79 field in inductive based communication, crosstalk noise is a 80 long range phenomenon and an important issue in the design 81 process of inductive links that requires attention [15]. For these 82 reasons, in addition to design methods, the crosstalk between 83 neighbouring inductive links [12], [16] and the interference 84 of adjacent interconnects on inductive links have both been 85 explored [17]. Nevertheless, the effect of the inductive links on 86 global interconnects and the power integrity of the system has 87

1549-8328 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

Manuscript received July 5, 2017; revised October 27, 2017 and December 12, 2017; accepted December 27, 2017. This work was supported by the EPSRC Doctoral Prize Award and scholarships from the School of Computer Science and the Doctoral Training Centre, University of Manchester. This paper was recommended by Associate Editor E. Tlelo-Cuautle. (*Corresponding author: Ioannis A. Papistas.*)

yet to be fully investigated. Wireless communication through
 magnetic flux leads to parasitic coupling with nearby conductors, such as power distribution interconnects, which operate as
 accidental antennas. Subsequently, undesirable voltage fluctuations develop on the power distribution network (PDN), that
 can hinder power integrity and degrade the robustness of the
 system.

In [18] and [19], the crosstalk noise effects are explored 95 for different power distribution network topologies and arrays 96 of multiple inductors. For example, the noise caused by an 97 inductive link array in a 65 nm process node can reach up to 98 320 mV (e.g. 26% of the nominal V_{DD}); though proper PDN 99 placement can reduce the noise up to 70% [18]. Furthermore, 100 the sensitivity of PDN topologies to noise depend upon the 101 geometry of each topology [19]. These results demonstrate 102 that noise due to inductive links affects the power distribution 103 network, thereby compromising power integrity if ignored. 104 Nevertheless, proper allocation of the PDN wires in the 105 vicinity of the inductor mitigates the induced noise. Therefore, 106 placement of the PDN in close proximity to the on-chip 107 inductor is feasible, resulting in a small increase in the IR drop 108 noise but mitigating the overall noise. 109

To determine the appropriate PDN placement for minimis-110 ing the aggregate noise, the crosstalk noise should accurately 111 be evaluated. This noise depends upon the relative position 112 of the PDN and the on-chip inductors. The mutual induc-113 tance between the coupled structures is therefore required, 114 which can be determined with electromagnetic simulations. 115 However, full-wave electromagnetic simulations¹ cost in time 116 and computing resources and typically are limited to a specific 117 inductor-PDN structure. Additionally, simulating the inves-118 tigated structures for each location of the PDN conductors 119 in the vicinity of the inductor entails excessive delay in the 120 design process. Furthermore, commercial IC design tools do 121 not support inductance extraction for multi-tier systems and 122 different process nodes. Thus, there is a lack of effective means 123 to determine the vital mutual inductance for inductive-based 124 3-D ICs. 125

Based on these observations, the contributions of this paper are:

- A methodology to describe the induced crosstalk noise
 on on-chip interconnects without the need for full-wave
 electromagnetic simulations.
- A scalable, efficient, and accurate magnetostatic model for the evaluation of the mutual inductance as part of this methodology. The spatial position and geometry of the on-chip inductor and the topology of the nearby interconnects are considered for the evaluation of the mutual inductance.
- A SPICE-based noise model to rapidly and accurately evaluate the induced noise on the PDN.

The proposed model improves power integrity, without requir-ing excessive computational resources.

The remainder of this paper is organised as follows. A magnetostatic model for the evaluation of the mutual inductance between an on-chip inductor and the power distribution network is described in Section II. A methodology for the evaluation of the frequency-dependent induced noise is presented in Section III, verified with SPICE simulations. The proposed methodology is applied to a case study in Section IV, utilising the mutual inductance model of Section II. Some conclusions are drawn in Section V. 149

II. ANALYTIC MUTUAL INDUCTANCE MODELLING

A closed-form model for the evaluation of the mutual 151 inductance between an on-chip inductor and a loop of the 152 power distribution network is presented in this section. In sub-153 section II-A, a magnetostatic model for the evaluation of the 154 mutual inductance of the investigated structures is described. 155 The accuracy of the proposed model is verified with the Ansys 156 Maxwell [20] simulator in subsection II-B. The computational 157 speedup over finite element methods (FEM) is presented in 158 subsection II-C. 159

Two approaches to evaluate the mutual inductance between 160 the two structures are compared. Magnetostatic simulations 161 of the structure are performed in Ansys Maxwell [20] to 162 extract the mutual inductance by directly solving the Maxwell 163 equations with the FEM solver. Alternatively, the mutual 164 inductance is evaluated with an analytic model utilising a set 165 of closed-form expressions of elemental structures (e.g. the 166 mutual inductance between two thin rectangular conductors) 167 to describe complex geometries (e.g. an inductor and a PDN). 168 After developing the analytic model, these two approaches are 169 compared in terms of accuracy and speed. 170

A. Magnetostatic Mutual Inductance Evaluation

The analytic magnetostatic model for the evaluation of 172 the mutual inductance is presented in this subsection. The 173 geometry of the coupled structure composed of a power 174 distribution network loop and the on-chip inductor is depicted 175 in Figure 1(a). A square on-chip inductor geometry is utilised, 176 although the model can also be adapted for octagonal induc-177 tors. The wires in grey colour denote the two conductors of a 178 PDN loop, while the wires in white colour are the windings of 179 the inductor. The PDN wires are assumed to be placed in any 180 position across the y-axis, parallel to the inductor windings. 181

Assume a current density J_{ind} and the respective current I_{ind} flow through each of the inductor windings. The current flowing through the inductor generates a magnetic field that couples with the power distribution network wires in the vicinity. The magnetic flux that couples the two structures is given by 187

$$\Psi_{pdn} = \int_{S} \mathbf{B}_{\text{ind},\text{pdn}} \cdot d\mathbf{S} \implies M_{ind,pdn} = \Psi_{pdn}/I_{ind}, \quad (1) \quad {}_{186}$$

and, therefore, the mutual inductance between the inductor and the PDN is determined. The magnetic flux, Ψ which couples with the PDN, is proportional to the area of the loop formed by the PDN wire.

To simplify the evaluation of the mutual inductance without directly solving the integral in (1), the concept of partial inductance is utilised [21]. The closed path of the PDN 195

150

¹In this paper, full-wave electromagnetic simulations are primarily performed with Ansys HFSS and the two terms are used interchangeably.



Fig. 1. (a) The segments of the windings of the inductor and the segments of a PDN loop in the vicinity of the inductor and (b) a detailed view of two segments, depicting the partition of the segments into filaments.

loop is segmented into n continuous segments b_i so that 196 $b = b_1 \cup b_2 \cup \cdots \cup b_n$ where b is the PDN loop. 197 Equivalently, the inductor is segmented into m partitions c_i , 198 $c = c_1 \cup c_2 \cup \cdots \cup c_m$, where c is the inductor geometry. Each 199 segment of the PDN or the inductor is a straight rectangular 200 conductor of finite length, as seen in Figure 1(a). Based 201 on this initial segmentation of the inductor-PDN structure, 202 the problem of determining the mutual inductance is reduced 203 to evaluating the mutual inductance for $n \times m$ segments, 204 ignoring the perpendicular segments that evaluate to zero. The 205 total mutual inductance between the two structures is given by 206 the summation of the partial mutual inductances. 207

The mutual inductance between two filaments is extracted by Neumann's formula [22]. Solving Neumann's formula integral gives the mutual inductance closed-form expression [23]

²¹¹
$$M_{kl} = 10^{-5} \Big[z \ln \left(z + \sqrt{z^2 + \rho^2} \right) - \sqrt{z^2 + \rho^2} \Big]_{l_2 + l_3 - l_1, l_3}^{l_3 - l_1, l_3 + l_2}(z),$$
²¹² (2)

where z and ρ are the vertical and the cartesian distance between the two filaments, respectively, and

215
$$\left[f(z)\right]_{s_2,s_4}^{s_1,s_3}(z) = \sum_{i=1}^4 (-1)^{k+1} f(s_i).$$
(3)

Expression (2) describing the mutual inductance is normalised to micrometers (μm) for the length and to nanoHenry (nH) for the inductance. The model can be parameterised by altering the *s*-matrix used in (3)

$$\begin{bmatrix} s_1 & s_3 \\ s_2 & s_4 \end{bmatrix} = \begin{bmatrix} l_3 - l_1 & l_3 + l_2 \\ l_2 + l_3 - l_1 & l_3 \end{bmatrix}.$$
 (4)

220

In (4), l_1 is the length of the inductor segment, l_2 is the length of the PDN segment, and l_3 is the difference in length between the two filaments if projected on the *z*-axis as shown in Figure 1(b). Furthermore, the physical boundaries of the simulation are controlled by the variable

$$\rho = \sqrt{d^2 + t_{ild}^2},\tag{5}$$

where *d* is the horizontal distance (*y*-axis) and t_{ild} is the vertical distance between the filaments (*x*-axis), respectively. The vertical distance between the filaments is equal to the inter-layer dielectric thickness and is a technology specific 230 parameter. 231

The evaluation of the mutual inductance for the specific 232 problem can also be performed with the expressions (8) or (14) 233 from [23] that correspond to the mutual inductance between 234 two thin tapes and the mutual inductance between mutual 235 bars, respectively. Nevertheless, the use of filaments provides 236 greater versatility for describing the investigated structure 237 and, therefore, greater control of the accuracy of the simu-238 lation, as explained in the following paragraphs. Additionally, 239 the method of rectangular bars suffers from numerical pitfalls 240 as reported in [24]. 241

A major advantage of utilising an arbitrary number of 242 filaments to model rectangular conductors is the greater scala-243 bility for several physical parameters of the structure. For the 244 method of filaments to provide sufficiently accurate results, 245 the length l of each segment b_i (or c_i) is assumed to be 246 much larger compared to the thickness, t, or width, w, of the 247 particular wire, $l \gg t$, w. Since on-chip interconnect wires are 248 utilised, this assumption is true for the thickness, t. However, 249 the relation between the width, w, and the length, l, is not 250 always straightforward. The number of filaments can, thus, 251 be adjusted according to the relative size between the physical 252 parameters of the structure to produce an accurate solution. 253

Another implication for the chosen evaluation method for 254 the mutual inductance is scaling with frequency. Skin, prox-255 imity, and corner effects [25], [26] alter the current density of 256 the conductor with increasing frequencies, leading to different 257 results for the magnetostatic solution of the mutual inductance. 258 However, due to the width and thickness of the integrated 259 interconnects, the impact of high frequency effects on the 260 mutual inductance is minimal for frequencies up to 10 GHz, 261 well beyond the resonance frequencies of the inductors used 262 for inductive links [4], [5]. Consequently, the magnetostatic 263 solution of the mutual inductance is sufficient for this prob-264 lem. Simulations supporting this assumption and verifying 265 the accuracy of the model are demonstrated in the following 266 subsection. 267

B. Model Verification

The accuracy of the proposed magnetostatic model is verified in this subsection. The analytic model is implemented 270



Fig. 2. Top view of the on-chip inductor with a PDN loop in its vicinity. The PDN loop is placed in three distinct positions where $\delta_c = 0 \ \mu m$, $\delta_c = d_{out}/2 \ \mu m \ (C_2)$, and $\delta_c = -d_{out}/2 \ \mu m \ (C'_2)$.



Fig. 3. Evaluated mutual inductance using the proposed model with one, three, and five filaments, respectively. Increasing the number of filaments improves the accuracy, but the improvement diminishes for more than five filaments.

in Matlab [27]. Magnetostatic FEM simulations of the same
structure performed with Ansys Maxwell are used as a baseline
for comparison with the analytic model.

To quantify the mutual inductance between the PDN and 274 the inductor, the setup depicted in Figure 2 is utilised. The 275 length of the interconnect is denoted as l_{PDN} . Distance δ_c 276 denotes the spatial separation between the geometric centre of 277 the inductor C_1 and the geometric centre of the interconnect 278 loop. The topmost metal layers of a commercial 0.35 μm [28] 279 process node are assumed for the inductor and the PDN wires. 280 Without loss of generality, the 0.35 μm process is utilised 281 as a common choice for sensor arrays [28], [29] and analog 282 circuits. Moreover, fabrication of inductive links has been 283 demonstrated in this process node [30]. Nevertheless, the pro-284 posed model is not limited to this technology, as discussed in 285 the following paragraphs. 286

For the evaluation of the mutual inductance, a number of filaments is assumed that results in an accurate model.

 TABLE I

 VERIFICATION OF MUTUAL INDUCTANCE MODEL IN AMS 0.35 μm [28]

Geometry		$0.35 \ \mu m$				
dout	[µm]	50	100	200	300	400
n	[-]	6	4	5 - 7	5 - 7	6
w_{ind}	$[\mu m]$	3 - 5	5 - 7	7 - 9	9 - 11	9 - 11
w_{PDN}	$[\mu m]$	7 - 10				8 - 12
l_{PDN}	$[\mu m]$	100 - 400			200 - 500	
s_{PDN}	$[\mu m]$	20 - 50			50	

The impact of the number of filaments to the evaluation of 289 the mutual inductance is shown in Figure 3 for one, three, and 290 five filaments denoted, respectively, with a dotted, a dashed, 291 and a solid line. For a given length, l of each segment of 292 the structure, increasing the width, w, of the trace requires 293 an increased number of filaments to be modelled accurately. 294 A length $l = 300 \ \mu m$ and a width $w = 12 \ \mu m$ are assumed in 295 this example enhancing the impact of the number of filaments 296 to the accuracy of the model. When a single filament is utilized 297 the mutual inductance is not accurately modelled, rather it is 298 crudely approximated due to the increased separation between 299 the respective filaments in the y-axis in Figure 1. Increasing 300 the density of the filaments reduces the error due to the 301 physical dimensions of the structure. For the range of the 302 design parameters assumed for the structure (see Table I), five 303 filaments suffice to model the mutual inductance for this step 304 of the methodology. 305

Furthermore, to demonstrate the small effect of the fre-306 quency on the mutual inductance evaluation, eddy-current 307 simulations using Ansys Maxwell are performed at DC and 308 at 10 GHz. An example in evaluating the mutual inductance 309 without loss of generality is illustrated in Figure 4(a) for an 310 on-chip inductor and a PDN loop, where $\delta_c = [-d_{out}, 0]$. 311 The per cent difference in the mutual inductance between 312 the magnetostatic and the high frequency simulation is shown 313 in Figure 4(b). A maximum deviation of 10.7% is observed 314 between the magnetostatic and frequency-dependent simula-315 tion at 10 GHz. Moreover, the deviation of the mutual induc-316 tance for the illustrated interval sweep is on average 7.5%, 317 showing that the magnetostatic solution is reasonably accurate 318 for the investigated frequency range. 319

The mutual inductance between the on-chip inductor and a 320 PDN loop is shown in Figures 5(a) and 5(b) for two variants 321 of the structure. A solid line is utilised for the analytic model, 322 while a dashed line with squares is utilised for the Maxwell 323 simulations, respectively. In Figure 5, an inductor with outer 324 diameter $d_{out} = 200 \ \mu m$ is used, with $w_{ind} = 7 \ \mu m$ and 325 n = 5 turns. The minimum spacing supported by the process 326 node is chosen between the inductor turns. The PDN loop is 327 $l_{PDN} = 300 \ \mu m$ long, with spacing $s_{PDN} = 35 \ \mu m$ between 328 adjacent lines and width of $w_{PDN} = 10 \ \mu m$. For the analytic 329 model, five filaments are used since the accuracy of the model 330 did not improve for more than five filaments. 331

For the second scenario, an inductor with outer diameter $d_{out} = 300 \ \mu m$ is chosen with $w_{ind} = 5 \ \mu m$ and four d_{out} turns. The length of the PDN loop is $l_{PDN} = 400 \ \mu m$, with $w_{PDN} = 5 \ \mu m$ and $s_{PDN} = 40 \ \mu m$. Similarly, five $d_{PDN} = 40 \ \mu m$.



Fig. 4. (a) The mutual inductance simulated at DC (magnetostatic) and at 10 GHz and (b) the deviation between the mutual inductance at magnetostatic and at 10 GHz.

filaments are used for the analytic evaluation. For each case,
the per cent error compared to Maxwell simulations is, respectively, depicted in Figures 6(b) and 7(b). The deviation of
the analytic model reaches 7.5% with respect to the Maxwell
simulation. The error between the two methods is evaluated as

$$error = \frac{|M_{maxwell} - M_{analytic}|}{|M_{maxwell}|}.$$
 (6)

34

The error graph presents a discontinuity, illustrated as a 342 spike. This discontinuity is due to the change in sign in the 343 value of the mutual inductance and the small value of the 344 denominator in (6) at the relative locations where the mutual 345 inductance is almost cancelled $(\pm d_{out}/2 + s_{PDN}/2)$. Therefore, 346 the abrupt increase in the error is a numerical pitfall of the 347 error function and this particular discontinuity can be safely 348 ignored. Moreover, at the spatial location of the discontinuity 349 the mutual inductance and, therefore, the crosstalk noise are 350 reduced to a minimum, and, consequently, the potential effect 351 of this increase in error is further decreased. 352

The accuracy of the proposed model is also checked across several design parameters of the on-chip inductor and the PDN as listed in the first column of Table I. The investigated range for each of these parameters is listed in columns two to six of Table I. In Table I, the parameters chosen to verify the model are typical design parameters for inductive links. The parameters concerning the length of the interconnect structures

TABLE II Speedup Gain Through Analytic Evaluation

Design Parameters	T	Caradaa	
$\{d_{out}, l_{PDN}\}$	Maxwell	Analytical	speedup
$\{200 \ \mu m, 300 \ \mu m\}$	7h22m	$0.75 \ s$	$\times 35,466$
$\{300 \ \mu m, 400 \ \mu m\}$	11h9m	$0.66 \ s$	$\times 60,867$

and specifically d_{out} , l_{PDN} , and s_{PDN} significantly affect the 360 mutual inductance between the on-chip inductor and the PDN. 361 Alternatively, the trace widths, w_{ind} and w_{PDN} affect less 362 the mutual inductance and, thus, can be considered as second 363 order parameters. The number of turns, n, does not have an 364 immediate effect on the evaluation of the mutual inductance, 365 rather defines the total number of conductors included in the 366 evaluation. The range of each parameter is chosen according 367 to figures reported in literature relating to inductive links. 368

The AMS 0.35 μm [28] process is used throughout the 369 simulations. Furthermore, simulations at UMC 0.18 μm and 370 65 nm [31] commercial processes are performed, demon-37 strating the applicability of the model across process nodes. 372 A variety of geometries is covered with these scenarios, 373 including a PDN loop shorter than the outer diameter of the 374 inductor, a variety of PDN and inductor trace widths, and PDN 375 loop widths. Overall, the accuracy of the model is within 10% 376 of the simulations, constantly exhibiting a reasonable accuracy 377 for all of the investigated technologies and geometries. 378

C. Performance of Analytic Modelling

The use of an analytic method to evaluate the mutual inductance exhibits specific advantages, such as faster and easily parametrised noise extraction, as discussed in this subsection. Speedup figures are reported for the evaluation of the mutual inductance between the proposed model and magnetostatic simulations. Moreover, improved insight on the behaviour of the noise is offered.

The simulation time for the evaluation of the mutual inductance with the analytic model and the electromagnetic solver (EM solver) is listed in Table II. All simulations are performed on a quad-core Intel® $Core^{TM}$ i7–6700HQ [32] processor with 16 GB of RAM. The two geometries considered in subsection II-B (simulation results shown in Figures 5 and 6) are used for this scenario. 397

The speedup gained by the closed-form model is significant, 394 compared to the full-wave simulation. An electromagnetic 395 simulation is required for each position of the PDN loop in 396 the vicinity of the on-chip inductor. Consequently, the number 397 of simulations depends upon the step increment of δ_c , and 398 therefore, the simulation time directly correlates to the size 399 of the investigated structure and the granularity chosen for the 400 sweep of δ_c between 0 and $-d_{out}$. A step of 2 μm is chosen in 401 all simulations to model the crosstalk with adequate precision. 402

Alternatively, in Figure 7, the relation between the error 403 induced by increasing the spatial step and the equivalent 404 speedup are illustrated. The left *y*-axis is the departure in 405 the maximum mutual inductance (and consequently maximum noise) as the granularity of the simulation decreases. 407



Fig. 5. (a) The mutual inductance between an on-chip inductor with $d_{out} = 200 \ \mu m$ and a PDN loop with $l_{PDN} = 300 \ \mu m$ evaluated with the analytic model and magnetostatic simulations and (b) the per cent error between the analytic evaluation and the magnetostatic simulation.



Fig. 6. (a) The mutual inductance between an on-chip inductor with $d_{out} = 300 \ \mu m$ and a PDN loop with $l_{PDN} = 400 \ \mu m$ evaluated with the analytic model and magnetostatic simulations and (b) the per cent error between the analytic evaluation and the magnetostatic simulation.



Fig. 7. On the left axis, the per cent divergence from the maximum value of the mutual inductance between the on-chip inductor and the PDN is illustrated for a coarser granularity. On the right axis, the equivalent speedup gained using the proposed methodology is shown.

Alternatively, the speedup is depicted on the right *y*-axis. Despite a significant reduction in the speedup as the granularity decreases, the execution time of the proposed methodology four orders of magnitude faster, providing an effective alternative. Moreover, the value of maximum mutual inductance and the position where the mutual inductance is minimum cannot be captured for a step size of more than 10 μ m, as the error increases significantly (in this case 12%). Alternatively, the analytic model offers a fast and accurate means to determine these quantities.

Additionally to gains in accuracy and computational time, 418 the proposed methodology offers better insight on the crosstalk 419 noise effects. Using the mutual inductance between the two 420 structures, a methodology for the accurate evaluation of the 421 crosstalk noise effect is proposed. A transfer function of the 422 compact circuit model (see Figure 8) is determined, allowing 423 an analytic or SPICE evaluation of the crosstalk noise. The 424 frequency and other attributes of the noise are characterised, 425 as shown in Section III. 426

III. CROSSTALK NOISE CIRCUIT MODEL

427

In this section, the second stage of the proposed method-428 ology to evaluate the crosstalk noise originating from the 429 inductive link is presented. Advanced design methods and 430 CAD tools for the power distribution network provision for the 431 IR drop noise and the transient, high frequency voltage drop 432 $L\frac{di}{dt}$ [33]–[35]. Nevertheless, traditional PDN design does not 433 cope with the additional noise, originating from the on-chip 434 inductors utilised for contactless inter-tier communication. 435 In Figure 8, the crosstalk effect due to coupling to the 436



Fig. 8. A compact circuit model of an H-Bridge transmitter driving an onchip inductor including the coupling between the on-chip inductor with the power and ground networks.

on-chip inductors is illustrated. P and G denote power and 437 ground wires, respectively. L_{Pn} and L_{Gn} are the partial 438 self-inductances of the power and ground interconnect wire, 439 respectively. Equivalently, R_{Pn} and R_{Gn} are the respective 440 wire resistances. Mij denotes the partial mutual inductance 441 between the on-chip inductor with self-inductance L_{Tx} and 442 each segment of the PDN. Due to the symmetry between 443 the power and ground PDN wires, the mutual inductance is 444 assumed to be equal. The parasitic resistance and capacitance 445 of the on-chip inductor is illustrated as R_{Tx} and C_{Tx} , respec-446 tively. The on-chip inductor, usually placed on the topmost 447 and thickest metal layer to reduce the wire resistance, is in 448 the vicinity of the power network. 449

The amplitude of the induced current on the PDN depends 450 upon the geometric and electrical characteristics of the closed 451 path which alter the coupling between the inductor and the 452 PDN loop. Depending upon the current flowing through the 453 on-chip inductor, crosstalk noise is induced on the power 454 distribution network (within the same tier) potentially dete-455 riorating the power integrity of the circuit and reducing the 456 robustness of the system. In inductive links, large currents 457 (on the order of milliAmperes [7], [13], [30]) flow through the 458 inductor during inter-tier communication and, consequently, 459 the crosstalk noise effect is significant as demonstrated in this 460 section. 461



Fig. 9. Compact circuit model for the evaluation of the crosstalk noise due to the on-chip inductor.

The noise effects evaluated with Cadence® Spectre® [36] 462 using SPICE simulations are presented in subsection III-A. 463 The effect of frequency on the interconnect resistance is 464 considered, yielding a frequency-dependent noise model. The 465 speedup and accuracy of the proposed method compared to 466 full-wave electromagnetic simulations with Ansys HFSS [37] 467 are described in subsection III-B to demonstrate the validity 468 of the model compared to this commercial tool. Moreover, 469 the impact of substrate resistivity on the induced crosstalk 470 noise is investigated in subsection III-C. 471

A. Frequency-Dependent Noise Evaluation

A circuit model for the high frequency crosstalk noise is depicted in Figure 9. For any given PDN loop in the vicinity of the on-chip inductor, the transimpedance of the inductor-PDN circuit is given by 474

$$\frac{V_{ind}}{I_{noise}} = \frac{Z_{11}Z_{22} + \omega^2 M^2}{j\omega M},$$
(7) 47

where Z_{11} is the self impedance of the inductor and Z_{22} is the self impedance of the PDN loop. Furthermore, M is the mutual inductance between the on-chip inductor and the PDN loop.

The self impedance of the inductor is,

$$Z_{11} = \frac{R_s + j(\omega L_{ind} - \omega R_s^2 C_s - \omega^3 L_{ind}^2 C_s)}{1 - \omega^2 (2L_{ind} C_s - R_s^2 C_s^2) + \omega^4 L_{ind}^2 C_s^2}, \qquad (8) \quad {}_{48}$$

where R_s is the frequency-dependent resistance, L_{ind} is the self-inductance, C_s is the series capacitance, and C_{ox} is the oxide capacitance of the on-chip inductor. For the PDN loop, 485

$$Z_{22} = R_{PDN} + j\omega L_{PDN}, \qquad (9) \quad {}^{486}$$

where L_{PDN} and R_{PDN} are the self inductance and the 487 frequency-dependent resistance of the PDN loop, respectively. 488

To spatially model the aggregate noise on the PDN loop, the mutual inductance and, consequently, the current induced on the PDN loop is described as a function of the relative position to the inductor. Consequently, the accumulated noise

472



Fig. 10. Frequency response of the crosstalk noise for the circuit model in Figure 9.

due to the on-chip inductor is both frequency and spatially dependent.

The frequency response of the induced noise is illustrated in Figure 10. The case where $l_{PDN} = 300 \ \mu m$ and $d_{out} = 400 \ \mu m$ is used for this simulation. For the evaluation of the resistance of both the inductor and the PDN, a frequency-dependent model is utilised, considering the skin effect of the wires. Furthermore, the inductance of the inductor is evaluated using the Greenhouse formula [38],

 $L_{ind} = \frac{\mu}{2} g_1 n^2 d_{avg} f(p),$

503 where

502

504

508

$$f(p) = \ln(\frac{g_2}{p}) + g_3 p + g_4 p^2, \tag{11}$$

⁵⁰⁵ *p* is the fill factor $((d_{in} - d_{out})/(d_{in} + d_{out}))$, *n* is the number ⁵⁰⁶ of turns, and d_{avg} is the average diameter $(0.5(d_{in} + d_{out}))$. ⁵⁰⁷ For a rectangular inductor, the coefficients g_i are

$$[g_1 \ g_2 \ g_3 \ g_4] = [1.27 \ 2.07 \ 0.18 \ 0.13]. \tag{12}$$

The inductance of the PDN loop is determined by closedform expressions for the self inductance of rectangular conductors [23]

⁵¹²
$$L_{PDN} = \frac{0.002}{3w^2} \Big[3w^2 l \ln \frac{l + \sqrt{l^2 + w^2}}{w} - (l^2 + w^2)^{3/2} + 3wl^2 \ln \frac{w + \sqrt{l^2 + w^2}}{l} + l^3 + w^3 \Big], (13)$$

where *l* is equal to the length of each segment of the PDN, l_{PDN} and *w* is the trace width of the PDN, w_{PDN} . The self and oxide capacitance of the on-chip inductor are determined by [39]

518

520

$$C_{ox} = \frac{1}{2} \big(C_A + C_P \big), \tag{15}$$

 $C_s = n w_{PDN}^2 \frac{\epsilon_{ILD}}{t_{ILD}},$

respectively. In (14), *n* is the number of turns, ϵ_{ILD} is the relative permittivity of the inter-layer dielectric, and t_{ILD} is the thickness of the inter-layer dielectric surrounding the metal layers of the inductor. In (15), C_A is the parasitic capacitance



Fig. 11. Voltage gain scattering parameter S_{31} between the on-chip inductor and a PDN loop.

formed between the inductor and the substrate, while C_P is the fringe capacitance between the periphery of the inductor and the substrate.

525

526

527

541

The coupled inductor-PDN structure behaves as a band-pass 528 filter, with a resonance frequency identical to the resonance of 529 the on-chip inductor since the PDN capacitance is not con-530 sidered, while the inductance of the PDN negligibly alters the 531 resonance frequency. The operating frequency of the inductive 532 link is the primary factor that determines the magnitude of the 533 induced noise. The effect peaks near the resonance frequency, 534 however, for frequencies farther away from the resonance 535 frequency, the effect of the noise is gradually diminished. 536 Note that this inductor model does not include the effect of 537 the substrate impedance on the performance of the inductor. 538 Nevertheless, any enhanced model can be utilised to consider 539 this effect. 540

B. Validation of Noise Effects

(10)

(14)

To validate the crosstalk evaluation methodology, HFSS and 542 SpectreRF simulations are performed on the inductor-PDN 543 structure used in subsection III-A in Figure 9. Both the analytic 544 method and full-wave simulations are performed on an eight-545 core Intel® Xeon® E5-2640 v2 [41] processor with 32 GB 546 of RAM. Using the inductor model highlighted by a dashed 547 rectangle, the resistive and capacitive parasitic effects of the 548 on-chip inductor are adequately modelled without complicat-549 ing the evaluation process. However, the proposed methodol-550 ogy can be equally effective with any on-chip inductor model, 55 since the evaluation of the mutual inductance is independent 552 from the circuit model of the inductor and can be integrated 553 with more accurate on-chip inductor circuit models. Never-554 theless, comparing on-chip spiral inductor models is beyond 555 the scope of this paper. Scattering parameter simulations are 556 performed for frequencies between 1 GHz and 10 GHz, 557 covering a broad spectrum of frequencies usually encountered 558 in inductive link applications [13], [30], [42]. 559

The behaviour of the noise for $|\delta_c| = [0, d_{out}]$ is depicted in Figure 11. The voltage gain S_{31} is illustrated for a frequency of 1 *GHz* and for the resonance frequency of 3 *GHz*, notated by square markers. The solid and dotted lines denote, respectively, the SpectreRF simulations obtained using the proposed methodology and the full-wave simulations.



Fig. 12. Induced crosstalk noise as a function of the frequency and the spatial separation δ_c where (a) is a low resistivity (0.01 $\Omega \cdot cm$) and (b) a high resistivity (30 $\Omega \cdot cm$) substrate, respectively.

A very good fit is observed between the full-wave simu-566 lations and the proposed methodology. The average error for 567 transmitting a signal at 1 GHz is 5.19% while at 3 GHz568 is 6.14%. As the frequency increases, a small decrease in accu-569 racy is observed due to the use of the magnetostatic mutual 570 inductance (as discussed in subsection II-A). Nevertheless, 571 the decrease is not significant to require a re-evaluation of the 572 mutual inductance between the investigated structures, as men-573 tioned in subsection II-A. Note that the full-wave simulation 574 generates artefacts in the solution due to parasitic capacitances 575 that cannot be analytically evaluated, thus contributing to the 576 per cent error between the two approaches. 577

Moreover, a notable difference is observed in the simulation 578 time between the two approaches. Specifically, the run time of 579 the full-wave simulation is 445 min, while the same simulation 580 581 is performed within 94 min in SpectreRF, a speedup of $4.7 \times$. No parallelisation techniques have been used for the evaluation 582 of the presented methodology in SpectreRF. Alternatively, 583 four full-wave simulations run in parallel to improve the 584 simulation time and efficiently allocate the existing computing 585 resources for solving the full-wave simulations. Consequently, 586 the computational gains offered by the proposed method are 587 effectively greater. 588

589 C. Impact of Silicon Substrate on Crosstalk Noise

For near field inductive communication high resistivity substrates are preferred to exploit the lower attenuation through the substrate [11]. Consequently, the coupling between the on-chip inductors in each tier is negligibly affected by substrate losses. In this subsection, the effect of the substrate resistivity on the noise induced by inductive links on the PDN is investigated.

To model the resistive losses of the substrate, the compact circuit model in Figure 9 is adapted, where a resistor R_{sub} is added in series to the oxide capacitance C_{ox} [39]. To effectively capture how the induced noise is affected, two substrate resistivities are chosen based on a broad range of available doping densities for P^+ substrates. Namely, a low resistivity 0.01 $\Omega \cdot cm$ and a high resistivity 30 $\Omega \cdot cm$ substrate [43] are, respectively, assumed. The impedance characteristics of the spiral inductor are, in this case, extracted from full-wave simulations for the investigated substrate resistivities.

The behaviour of the crosstalk noise due to the variation in 607 the substrate resistivity is illustrated in Figure 12. The effect 608 of the low and high resistivities for the substrate are depicted 609 in Figures 12(a) and 12(b), equivalently. The behaviour of the 610 noise can be subdivided into two distinct effects, the effect 611 on the separation distance δ_c and the effect on the frequency 612 response of the inductor. As expected, the change in the 613 substrate resistivity did not alter the spatial behaviour of 614 the noise across δ_c . Nevertheless, a significant divergence is 615 observed for the on-chip inductor frequency response (and 616 therefore the crosstalk noise) between the considered sub-617 strates due to the different losses of the inductor into the silicon 618 substrate. Therefore, even though the monotonic behaviour 619 of the frequency response is not altered (increases before 620 the resonance frequency — decreases after), the slope of the 621 frequency response differs. 622

Since the spatial behaviour of the noise is not affected by the 623 substrate resistivity, the position of maximum noise is chosen 624 for the validation of the model. A 3-D model of the investi-625 gated structure is designed and simulated with the Keysight 626 Advanced Design System (ADS) FEM Electromagnetic Sim-627 ulator [44]. The results produced with ADS are illustrated 628 in Figure 13 in comparison to the model results simulated 629 with Cadence Spectre. A good fit is observed between the 630 two approaches with a maximum deviation within 7%, thus 631 verifying the accuracy of the presented results. 632

Due to the reduced losses of the spiral inductor into the substrate, the high resistivity substrate leads to a significant increase in the coupling with the adjacent interconnects, thereby confirming the hypothesis of increased inter-tier coupling through high resistivity substrates. To efficiently illustrate this increase in the crosstalk noise, the per cent difference between the crosstalk noise in the considered substrates



Fig. 13. Full-wave and analytical evaluation of the crosstalk noise on the PDN versus the investigated frequency spectrum for the position of maximum noise.



Fig. 14. The per cent difference of the induced crosstalk noise between a high and a low resistivity substrate for the position of maximum noise.

⁶⁴⁰ is depicted in Figure 14. In higher frequencies, where the
⁶⁴¹ substrate effect is more pronounced, the noise increases
⁶⁴² by 20%.

Alternatively, a dip (less than 10%) in the crosstalk noise is 643 observed below the resonance frequency. Due to the increased 644 resistivity of the substrate, a small decrease in the effective 645 self-inductance of the spiral inductor is also observed [45]. 646 Moreover, in low frequencies, the oxide capacitance C_{ox} 647 behaves as an open circuit effectively cutting-off the path 648 to R_{sub} . Consequently, in low frequencies where the eddy 649 current losses are small, the efficiency of the on-chip inductor 650 on the low resistivity substrate is superior compared to that on 651 the high resistivity substrate. Thus, a higher coupling with the 652 interconnects is noticed slightly increasing the crosstalk noise 653 compared to the high resistivity substrate. As the frequency 654 increases, however, the losses in the substrate dominate the 655 overall effect and the noise for the low resistivity substrate is 656 significantly lower. 657

IV. CASE STUDY

The applicability of the proposed methodology is demonstrated in this section through a case study. For this case study, a single ended transmitter is assumed to drive the

658



Fig. 15. Compact circuit model illustrating a single ended transmitter driving the on-chip inductor and the coupled PDN loop.



Fig. 16. Transient simulation illustrating the transmitted data through the inductive link and the corresponding induced noise on the PDN loop.

on-chip inductor. A transient analysis is performed illustrating the temporal noise characteristics given the single ended transmitter for the on-chip inductor. 664

Additionally to the frequency characteristics of the induced noise presented in Section III, the methodology proposed in this paper is utilised to determine the temporal behaviour of noise. To perform a transient simulation of noise, specific assumptions are made considering the driving circuit of the inductor and the utilised signal encoding.

The simulation setup for the transient analysis is illustrated 671 in Figure 15. A single ended transmitter is chosen as the 672 simplest circuit driving an inductive link. The second terminal 673 of the inductor is terminated to ground with a 50 Ω resistor. 674 Non-return to zero encoding is assumed as the communication 675 scheme for the inductive link. The width W_n is treated as 676 a parameter in the following analysis with a typical size of 677 $W_n = 5 \ \mu m$. Note, however, that this width exclusively 678 serves this case study and can be accurately determined only 679 if the full specification of the entire system, such as the 680 outer diameter of the coupled inductors and the separation 681 distance, are known. Therefore, this choice of W_n should not 682 be generalised. 683

The transient analysis of the induced noise is depicted ⁶⁸⁴ in Figure 16. For this analysis, a 1 *Gbps* random bitstream is ⁶⁸⁵ utilised as the transmitted data Tx. The induced current I_{noise} ⁶⁸⁶ appears as a damped positive sinusoidal pulse for transitions ⁶⁸⁷



Fig. 17. Transient simulation illustrating the transmitted data for increasing device width W_n .

from logic zero to one and as a damped negative sinusoidal 688 pulse for the opposite transition. The ringing oscillation of the 689 noise is dampened within 3 ns, not fast enough for a data 690 signal of 1 *Gbps*. Due to the high frequency characteristics 691 of the induced current, the frequency-dependent LdI_{noise}/dt 692 component of the aggregate noise of the PDN loop cannot be 693 ommited. Therefore, the induced noise can be considered as an 694 additional component of the high frequency on-chip Ldi/dt695 noise developed on the power distribution network. 696

The strength of the driving devices depends upon several 697 design specifications of the inductive link. To visualise the 698 impact of the driving strength of the transmitter circuit on the 699 induced noise, the width of the transistors is swept from 2 μm 700 up to 20 μm . The simulation results are depicted in Figure 17. 701 As expected, increasing the device strength results in an 702 increased magnitude for the induced current Inoise. Neverthe-703 704 less, the phase and frequency of the noise are not affected by altering W_n . 705

V. CONCLUSION

706

723

A frequency-dependent model that accurately determines 707 the effect of crosstalk noise from inductive links on the power 708 distribution network is presented. The model is constructed in 709 two stages. In the first stage, the mutual inductance between 710 the power distribution network and the inductor is analytically 711 determined. For the evaluation of the mutual inductance, 712 a speedup on the order of magnitude 10^4 is achieved, while 713 the accuracy is within 10% of the magnetostatic solution with 714 Ansys Maxwell. A SPICE model is constructed in the second 715 stage to determine the frequency-dependent noise yielding an 716 $\sim 5 \times$ speedup as compared to S-parameter noise extraction 717 with HFSS simulations. This model can guide the design 718 process of the PDN to avoid or limit undesirable crosstalk 719 noise from the on-chip inductors. In this way, the robustness 720 of the PDN does not degrade and the power integrity of 721 contactless systems is improved. 722

REFERENCES

- [1] V. F. Pavlidis, I. Savidis, and E. G. Friedman, *Three-dimensional Inte-grated Circuit Design*, 2nd ed. Amsterdam, The Netherlands: Elsevier, 2017.
- [2] J.-A. Carballo *et al.*, "ITRS 2.0 system integration chapter," ITRS, London, U.K., Tech. Rep. 2.0, 2015.

- [3] M.-T.-L. Aung, T. H. Lim, T. Yoshikawa, and T. T.-H. Kim, "2.31-Gb/s/ch area-efficient crosstalk canceled hybrid capacitive coupling interconnect for 3-D integration," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 8, pp. 2703–2711, Aug. 2016.
- [4] N. Miura, D. Mizoguchi, M. Inoue, T. Sakurai, and T. Kuroda, "A 195-GB/s 1.2-W inductive inter-chip wireless superconnect with transmit power control scheme for 3-D-stacked system in a package," *IEEE J. Solid-State Circuits*, vol. 41, no. 1, pp. 23–34, Jan. 2006.
- [5] N. Miura and T. Kuroda, "A 1Tb/s 3W inductive-coupling transceiver chip," *Proc. IEEE Asia South Pacific Design Autom. Conf.*, Jan. 2007, pp. 92–93.
- [6] I. A. Papistas and V. F. Pavlidis, "Bandwidth-to-area comparison of through silicon vias and inductive links for 3-D ICs," in *Proc. IEEE Eur. Conf. Circuit Theory Design*, Aug. 2015, pp. 1–4.
- [7] I. A. Papistas and V. F. Pavlidis, "Contactless inter-tier communication for heterogeneous 3-D ICs," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2017, pp. 2585–2588.
- [8] J. H. Lau, "TSV manufacturing yield and hidden costs for 3D IC integration," in *Proc. IEEE Electron. Compon. Technol. Conf.*, Jun. 2010, pp. 1031–1042.
- [9] K. Croes *et al.*, "Reliability challenges related to TSV integration and 3-D stacking," *IEEE Des. Test*, vol. 33, no. 3, pp. 37–45, Jun. 2016.
- [10] C. Cassidy et al., "Through silicon via reliability," IEEE Trans. Device Mater. Rel., vol. 12, no. 2, pp. 285–295, Jun. 2012.
- [11] N. Miura, T. Sakurai, and T. Kuroda, "Inductive coupled communications," in *Coupled Data Communication Techniques for High-Performance and Low-Power Computing*. Springer, 2010, pp. 79–125.
- [12] N. Miura, D. Mizoguchi, T. Sakurai, and T. Kuroda, "Cross talk countermeasures in inductive inter-chip wireless superconnect," in *Proc. IEEE Custom Integr. Circuits Conf.*, Oct. 2004, pp. 99–102.
- [13] N. Miura, M. Saito, and T. Kuroda, "A 1 Tb/s 1 pJ/b 6.4 mm²/Tb/s QDR inductive-coupling interface between 65-nm CMOS logic and emulated 100-nm DRAM," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 2, no. 2, pp. 249–256, Jun. 2012.
- [14] T. Song *et al.*, "Full-chip signal integrity analysis and optimization of 3-D ICs," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 5, pp. 1636–1648, May 2016.
- [15] Y. Massoud and Y. Ismail, "Gasping the impact of on-chip inductance," *IEEE Circuits Devices Mag.*, vol. 17, no. 4, pp. 14–21, Jul. 2001.
- [16] N. Miura, T. Sakurai, and T. Kuroda, "Crosstalk countermeasures for high-density inductive-coupling channel array," *IEEE J. Solid-State Circuits*, vol. 42, no. 2, pp. 410–421, Feb. 2007.
- [17] K. Niitsu *et al.*, "Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link," in *Proc. IEEE Asian Solid-State Circuits Conf.*, Nov. 2007, pp. 131–134.
- [18] I. A. Papistas and V. F. Pavlidis, "Crosstalk noise effects of on-chip inductive links on power delivery networks," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2016, pp. 1938–1941.
- [19] I. A. Papistas and V. F. Pavlidis, "Inter-tier crosstalk noise on power delivery networks for 3-D ICs with inductively-coupled interconnects," in *Proc. ACM Great Lakes Symp. VLSI*, May 2016, pp. 257–262.
- [20] Ansys Maxwell Online Help, V16, ANSYS, Inc., Canonsburg, PA, USA, Dec. 2014.
- [21] C. R. Paul, *Inductance: Loop and Partial*. Hoboken, NJ, USA: Wiley, 2011.
- [22] F. W. Grover, *Inductance Calculations: Working Formulas and Tables*. North Chelmsford, MA, USA: Courier Corporation, 2004.
- [23] C. Hoer and Y. C. Love, "Exact inductance equations for rectangular conductors with applications to more complicated geometries," *J. Res. Nat. Bureau Standards-C, Eng. Instrum.*, vol. 69, no. 2, pp. 127–137, Apr. 1965.
- [24] M. W. Beattie and L. T. Pileggi, "Inductance 101: Modeling and extraction," in *Proc. IEEE/ACM Design Autom. Conf.*, Jun. 2001, pp. 323–328.
- [25] J. R. Long and M. A. Copeland, "The modeling, characterization, and design of monolithic inductors for silicon RF IC's," *IEEE J. Solid-State Circuits*, vol. 32, no. 3, pp. 357–369, Mar. 1997.
- [26] Y. Cao *et al.*, "Frequency-independent equivalent-circuit model for on-chip spiral inductors," *IEEE J. Solid-State Circuits*, vol. 38, no. 3, pp. 419–426, Mar. 2003.
- [27] MATLAB, Version 9.0.0.341360 (R2016a), MathWorks, Inc., Natick, MA, USA, 2016.
- [28] AMS AG. Accessed: Jun. 2017. [Online]. Available: http://ams.com/

729

730

731

732

733

734

735

736

737

738

739

740

741

742

743

744

745

746

747

748

749

750

751

752

753

754

755

756

757

758

759

760

761

762

763

764

765

766

767

768

769

770

771

772

773

774

775

776

777

778

779

780

781

782

783

784

785

786

787

788

789

790

791

792

793

794

795

796

797

798

799

800

801

802

803

- [29] C. Z. D. Goh, P. Georgiou, T. G. Constandinou, T. Prodromakis, and 805 C. Toumazou, "A CMOS-based ISFET chemical imager with auto-806 807 calibration capability," IEEE Sensors J., vol. 11, no. 12, pp. 3253-3260, Dec. 2011. 808
- 809 [30] N. Miura, D. Mizoguchi, T. Sakurai, and T. Kuroda, "Analysis and design of inductive coupling and transceiver circuit for inductive inter-810 chip wireless superconnect," IEEE J. Solid-State Circuits, vol. 40, no. 4, 811 pp. 829-837, Apr. 2005. 812
- United Microelectronics Corporation UMC. Accessed: Jun. 2017. [31] 813 814 [Online]. Available: http://umc.com/
- [32] Intel Core i7-6700HQ. Accessed: Jun. 2017. [Online]. Available: 815 816 https://ark.intel.com/products/88967/
- [33] M. Popovich, E. G. Friedman, M. Sotman, and A. Kolodny, "On-817 chip power distribution grids with multiple supply voltages for 818 high-performance integrated circuits," IEEE Trans. Very Large Scale 819 Integr. (VLSI) Syst., vol. 16, no. 7, pp. 908-921, Jul. 2008. 820
- [34] H. H. Chen and D. D. Ling, "Power supply noise analysis methodology 821 822 for deep-submicron VLSI chip design," in Proc. 34th ACM/IEEE Design Autom. Conf., Jun. 1997, pp. 638-643. 823
- 824 [35] Ansys RedHawk Online Help, V18, Ansys, Canonsburg, CA, USA, Jan. 2017. 825
- Cadence Virtuoso Spectre Circuit Simulator Reference, V10.1.1, Cadence 826 [36] 827 Design Syst., Inc., San Jose, CA, USA, Jun. 2011.
- Ansys Electronics Desktop Online Help, V16, Ansys, Inc., Canonsburg, [37] 828 829 PA, USA, Dec. 2014.
- [38] H. M. Greenhouse, "Design of planar rectangular microelectronic induc-830 tors," IEEE Trans. Parts, Hybrids, Packag., vol. 10, no. 2, pp. 101-109, 831 832 Jun. 1974.
- [39] C. P. Yue, C. Ryu, J. Lau, T. H. Lee, and S. S. Wong, "A physical model 833 for planar spiral inductors on silicon," in IEDM Tech. Dig., Dec. 1996, 834 pp. 155-158. 835
- [40] A. Scuderi, T. Biondi, E. Ragonese, and G. Palmisano, "A lumped 836 scalable model for silicon integrated spiral inductors," IEEE Trans. 837 Circuits Syst. I, Reg. Papers, vol. 51, no. 6, pp. 1203-1209, Jun. 2004. 838
- Intel Xeon E5-2640 V2. Accessed: Jun. 2017. [Online]. Available: [41] 839 https://ark.intel.com/products/75267/ 840
- N. Miura, Y. Kohama, Y. Sugimori, H. Ishikuro, T. Sakurai, and [42] 841 T. Kuroda, "An 11Gb/s inductive-coupling link with burst transmission," 842 in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2008, pp. 298-300. 843
- "Resistivity standard," VLSI Standards, Milpitas, CA, USA, [43] 844 Tech. Rep. RS12292014, 2014. [Online]. Available: http://www. 845
- vlsistandards.com/products/electrical/rsmetric.asp?SID=103 846

- [44] Keysight Advanced Design System (ADS) 2017, Keysight Technol., 847 Santa Rosa, CA, USA, Sep. 2017.
- [45] B. A. Floyd, C.-M. Hung, and K. K. O, "The effects of substrate resistivity on RF component and circuit performance," in Proc. IEEE 850 Int. Interconnect Technol. Conf., Jun. 2000, pp. 164-166.



Ioannis A. Papistas received the B.Sc. and M.Eng. 852 degrees in electrical and computer engineering 853 from the Artistotle University of Thessaloniki, 854 Thessaloniki, Greece, in 2014. He is currently pur-855 suing the Ph.D. degree with the University of 856 Manchester, Manchester, U.K. In 2013, he was 857 an Intern at IMEC, Leuven, Belgium, where he 858 was involved on models of decoupling capacitor 859 geometries for interposer technologies. His research 860 interests are IC design, on-chip interconnects, and 861 heterogeneous 3-D integration. 862

848

849

851



Vasilis F. Pavlidis received the M.Sc. and Ph.D. 863 degrees from the Department of Electrical and 864 Computer Engineering, University of Rochester, 865 Rochester, NY, USA, in 2003 and 2008, respec-866 tively. From 2008 to 2012, he was a Post-Doctoral 867 Researcher with the Integrated Systems Laboratory, 868 EPFL, Lausanne, Switzerland. Since 2012, he has 869 been an Assistant Professor within the Advanced 870 Processor Technologies Group, School of Com-871 puter Science, University of Manchester. His current 872 research interests include the area of interconnect 873

modeling and design, 3-D integration, networks-on-chip, and related design 874 issues in VLSI. He is the co-creator of the Rochester Cube, the Manchester 875 Thermal Analyzer Software, and leading author of the book Three Dimen-876 sional Integrated Circuit Design, (1st and 2nd edition). 877

Efficient Modeling of Crosstalk Noise on Power Distribution Networks for Contactless 3-D ICs

Ioannis A. Papistas[®], Student Member, IEEE, and Vasilis F. Pavlidis, Member, IEEE

Abstract-An efficient and frequency-dependent model 1 describing the crosstalk noise on power distribution networks 2 due to inductive links in contactless 3-D ICs is presented. A two-3 step approach is followed to model the crosstalk effect. During the 4 first step, the mutual inductance between the power distribution 5 network and the inductive link is analytically determined. Due to the weak dependence of mutual inductance to frequency, a magnetostatic model is proposed for this step. The model 8 includes the physical and electrical characteristics of both the 9 on-chip inductor and the wires of the power distribution network. 10 In this way, different power network topologies can be modeled 11 facilitating noise analysis in the vicinity of the on-chip inductor. 12 This approach is justified by the typical use of regular power 13 network topologies in modern integrated circuits. In the second 14 stage, the noise is assessed with SPICE simulations, considering 15 the mutual inductance between the two structures from the 16 first step and the resistance variations due to high frequency 17 effects. Thus, an efficient, scalable, and accurate method for 18 the analysis of the crosstalk effects due to inductive links is 19 provided, without resorting on computationally expensive and 20 time consuming full-wave simulations. Compared with the full-21 wave simulations, the induced noise is evaluated four orders of 22 magnitude faster with the proposed model. The accuracy of the 23 proposed model is within 10% of the respective noise computed 24 with a commercial electromagnetics simulator using the finite 25 element method. An analysis including the effect of substrate 26 resistivity on the crosstalk noise is also presented. 27

Index Terms—Mutual inductance, crosstalk noise, inductive
 links, power distribution networks, high frequency, contactless
 3-D systems.

I. INTRODUCTION

31

HREE-DIMENSIONAL integration is a promising tech-32 Inology providing multi-functional, high performance, 33 and low power electronics [1]. Especially heterogeneous 34 3-D ICs, are predicted, according to ITRS, to be a poten-35 tial solution for the many challenges encountered by the 36 Mobile and IoT markets [2]. The wider uptake and com-37 mercialisation of 3-D ICs, however, requires effective inter-38 tier communication. Several approaches are considered for 39 inter-tier communication, with through silicon vias (TSV) 40 being the most prominent. Alternatively, contactless solutions 41

The authors are with the Advanced Processor Technologies Group, School of Computer Science, University of Manchester, Manchester M13 9PL, U.K. (e-mail: ioannis.papistas@manchester.ac.uk; pavlidis@cs.man.ac.uk). Digital Object Identifier 10.1109/TCSI.2018.2791498

have emerged, based on either inductive or capacitive coupling [3]–[7].

Despite their inherent simplicity, TSV entail an overhead in cost due to the related manufacturing complexity and possibly low yield [8]–[10]. For example, to alleviate the impact of copper pumping due to the TSV, an additional high thermal annealing process is required, increasing the manufacturing cost [9]. Several other reliability issues need to be considered, such as copper diffusion from the TSV to the substrate, mechanical stresses, and electromigration, each requiring additional processing steps. Furthermore, considerable substrate thinning is imperative for state-of-the-art TSV integration, where the TSV has a diameter of 5 μm or smaller. Consequently, a significant processing cost is incurred due to the handling of the thin wafers.

With contactless inter-tier communication, nevertheless, significant advantages exist for both homogeneous and heterogeneous 3-D ICs. Due to the versatility of the transceiver solutions, seamless integration can be achieved without using level shifters [11] or complicated design rules imposed by TSV. In addition, standard CMOS processes and methodologies are utilised maintaining overall a low processing cost and high manufacturing yield. Furthermore, unique benefits exist including die detachability [12]. Out of the two contactless schemes, nevertheless, capacitive coupling is limited to faceto-face implementations practically supporting only two tier systems, thereby significantly narrowing the scope of multitier integration. Consequently, inductive links are investigated in this paper.

High performance inductive links have been developed 71 recently [5], [13], where the performance of inductive links 72 is comparable to TSV interfaces when signal multiplexing 73 is employed [6]. With wireless inter-tier communication, 74 however, new challenges arise, including interference with 75 components in the vicinity of the on-chip inductors. In wired 76 3-D approaches, the crosstalk noise is localised and often dom-77 inated by the capacitive coupling between adjacent intercon-78 nects [14]. Alternatively, due to the emission of the magnetic 79 field in inductive based communication, crosstalk noise is a 80 long range phenomenon and an important issue in the design 81 process of inductive links that requires attention [15]. For these 82 reasons, in addition to design methods, the crosstalk between 83 neighbouring inductive links [12], [16] and the interference 84 of adjacent interconnects on inductive links have both been 85 explored [17]. Nevertheless, the effect of the inductive links on 86 global interconnects and the power integrity of the system has 87

1549-8328 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

Manuscript received July 5, 2017; revised October 27, 2017 and December 12, 2017; accepted December 27, 2017. This work was supported by the EPSRC Doctoral Prize Award and scholarships from the School of Computer Science and the Doctoral Training Centre, University of Manchester. This paper was recommended by Associate Editor E. Tlelo-Cuautle. (*Corresponding author: Ioannis A. Papistas.*)

yet to be fully investigated. Wireless communication through 88 magnetic flux leads to parasitic coupling with nearby conduc-89 tors, such as power distribution interconnects, which operate as 90 accidental antennas. Subsequently, undesirable voltage fluctu-91 ations develop on the power distribution network (PDN), that 92 can hinder power integrity and degrade the robustness of the 93 system. 94

In [18] and [19], the crosstalk noise effects are explored 95 for different power distribution network topologies and arrays 96 of multiple inductors. For example, the noise caused by an 97 inductive link array in a 65 nm process node can reach up to 98 320 mV (e.g. 26% of the nominal V_{DD}); though proper PDN 99 placement can reduce the noise up to 70% [18]. Furthermore, 100 the sensitivity of PDN topologies to noise depend upon the 101 geometry of each topology [19]. These results demonstrate 102 that noise due to inductive links affects the power distribution 103 network, thereby compromising power integrity if ignored. 104 Nevertheless, proper allocation of the PDN wires in the 105 vicinity of the inductor mitigates the induced noise. Therefore, 106 placement of the PDN in close proximity to the on-chip 107 inductor is feasible, resulting in a small increase in the IR drop 108 noise but mitigating the overall noise. 109

To determine the appropriate PDN placement for minimis-110 ing the aggregate noise, the crosstalk noise should accurately 111 be evaluated. This noise depends upon the relative position 112 of the PDN and the on-chip inductors. The mutual induc-113 tance between the coupled structures is therefore required, 114 which can be determined with electromagnetic simulations. 115 However, full-wave electromagnetic simulations¹ cost in time 116 and computing resources and typically are limited to a specific 117 inductor-PDN structure. Additionally, simulating the inves-118 tigated structures for each location of the PDN conductors 119 in the vicinity of the inductor entails excessive delay in the 120 design process. Furthermore, commercial IC design tools do 121 not support inductance extraction for multi-tier systems and 122 different process nodes. Thus, there is a lack of effective means 123 to determine the vital mutual inductance for inductive-based 124 3-D ICs. 125

Based on these observations, the contributions of this paper 126 127 are:

- A methodology to describe the induced crosstalk noise 128 on on-chip interconnects without the need for full-wave 129 electromagnetic simulations. 130
- A scalable, efficient, and accurate magnetostatic model 131 for the evaluation of the mutual inductance as part of 132 this methodology. The spatial position and geometry of 133 the on-chip inductor and the topology of the nearby 134 interconnects are considered for the evaluation of the 135 mutual inductance. 136
- A SPICE-based noise model to rapidly and accurately 137 evaluate the induced noise on the PDN. 138

The proposed model improves power integrity, without requir-139 ing excessive computational resources. 140

The remainder of this paper is organised as follows. A mag-141 netostatic model for the evaluation of the mutual inductance 142

between an on-chip inductor and the power distribution net-143 work is described in Section II. A methodology for the eval-144 uation of the frequency-dependent induced noise is presented 145 in Section III, verified with SPICE simulations. The proposed 146 methodology is applied to a case study in Section IV, utilising 147 the mutual inductance model of Section II. Some conclusions 148 are drawn in Section V. 149

II. ANALYTIC MUTUAL INDUCTANCE MODELLING

A closed-form model for the evaluation of the mutual 151 inductance between an on-chip inductor and a loop of the 152 power distribution network is presented in this section. In sub-153 section II-A, a magnetostatic model for the evaluation of the 154 mutual inductance of the investigated structures is described. 155 The accuracy of the proposed model is verified with the Ansys 156 Maxwell [20] simulator in subsection II-B. The computational 157 speedup over finite element methods (FEM) is presented in 158 subsection II-C. 159

Two approaches to evaluate the mutual inductance between 160 the two structures are compared. Magnetostatic simulations 161 of the structure are performed in Ansys Maxwell [20] to 162 extract the mutual inductance by directly solving the Maxwell 163 equations with the FEM solver. Alternatively, the mutual 164 inductance is evaluated with an analytic model utilising a set 165 of closed-form expressions of elemental structures (e.g. the 166 mutual inductance between two thin rectangular conductors) 167 to describe complex geometries (e.g. an inductor and a PDN). 168 After developing the analytic model, these two approaches are 169 compared in terms of accuracy and speed. 170

A. Magnetostatic Mutual Inductance Evaluation

The analytic magnetostatic model for the evaluation of 172 the mutual inductance is presented in this subsection. The 173 geometry of the coupled structure composed of a power 174 distribution network loop and the on-chip inductor is depicted 175 in Figure 1(a). A square on-chip inductor geometry is utilised, 176 although the model can also be adapted for octagonal induc-177 tors. The wires in grey colour denote the two conductors of a 178 PDN loop, while the wires in white colour are the windings of 179 the inductor. The PDN wires are assumed to be placed in any 180 position across the y-axis, parallel to the inductor windings. 181

Assume a current density J_{ind} and the respective cur-182 rent Iind flow through each of the inductor windings. The 183 current flowing through the inductor generates a magnetic field 184 that couples with the power distribution network wires in the 185 vicinity. The magnetic flux that couples the two structures is given by 187

$$\Psi_{pdn} = \int_{S} \mathbf{B}_{\text{ind},\text{pdn}} \cdot d\mathbf{S} \implies M_{ind,pdn} = \Psi_{pdn}/I_{ind}, \quad (1) \quad {}_{188}$$

and, therefore, the mutual inductance between the inductor and 189 the PDN is determined. The magnetic flux, Ψ which couples 190 with the PDN, is proportional to the area of the loop formed 191 by the PDN wire. 192

To simplify the evaluation of the mutual inductance without 193 directly solving the integral in (1), the concept of partial 194 inductance is utilised [21]. The closed path of the PDN 195

150

171

¹In this paper, full-wave electromagnetic simulations are primarily performed with Ansys HFSS and the two terms are used interchangeably.



Fig. 1. (a) The segments of the windings of the inductor and the segments of a PDN loop in the vicinity of the inductor and (b) a detailed view of two segments, depicting the partition of the segments into filaments.

loop is segmented into n continuous segments b_i so that 196 $b = b_1 \cup b_2 \cup \cdots \cup b_n$ where b is the PDN loop. 197 Equivalently, the inductor is segmented into m partitions c_i , 198 $c = c_1 \cup c_2 \cup \cdots \cup c_m$, where c is the inductor geometry. Each 199 segment of the PDN or the inductor is a straight rectangular 200 conductor of finite length, as seen in Figure 1(a). Based 201 on this initial segmentation of the inductor-PDN structure, 202 the problem of determining the mutual inductance is reduced 203 to evaluating the mutual inductance for $n \times m$ segments, 204 ignoring the perpendicular segments that evaluate to zero. The 205 total mutual inductance between the two structures is given by 206 the summation of the partial mutual inductances. 207

The mutual inductance between two filaments is extracted by Neumann's formula [22]. Solving Neumann's formula integral gives the mutual inductance closed-form expression [23]

²¹¹
$$M_{kl} = 10^{-5} \Big[z \ln \left(z + \sqrt{z^2 + \rho^2} \right) - \sqrt{z^2 + \rho^2} \Big]_{l_2 + l_3 - l_1, l_3}^{l_3 - l_1, l_3 + l_2}(z),$$
²¹² (2)

where z and ρ are the vertical and the cartesian distance between the two filaments, respectively, and

215
$$\left[f(z)\right]_{s_2,s_4}^{s_1,s_3}(z) = \sum_{i=1}^4 (-1)^{k+1} f(s_i).$$
(3)

Expression (2) describing the mutual inductance is normalised to micrometers (μm) for the length and to nanoHenry (nH) for the inductance. The model can be parameterised by altering the *s*-matrix used in (3)

$$\begin{bmatrix} s_1 & s_3 \\ s_2 & s_4 \end{bmatrix} = \begin{bmatrix} l_3 - l_1 & l_3 + l_2 \\ l_2 + l_3 - l_1 & l_3 \end{bmatrix}.$$
 (4)

220

In (4), l_1 is the length of the inductor segment, l_2 is the length of the PDN segment, and l_3 is the difference in length between the two filaments if projected on the *z*-axis as shown in Figure 1(b). Furthermore, the physical boundaries of the simulation are controlled by the variable

$$\rho = \sqrt{d^2 + t_{ild}^2},\tag{5}$$

where *d* is the horizontal distance (*y*-axis) and t_{ild} is the vertical distance between the filaments (*x*-axis), respectively. The vertical distance between the filaments is equal to the inter-layer dielectric thickness and is a technology specific 230 parameter. 231

The evaluation of the mutual inductance for the specific 232 problem can also be performed with the expressions (8) or (14) 233 from [23] that correspond to the mutual inductance between 234 two thin tapes and the mutual inductance between mutual 235 bars, respectively. Nevertheless, the use of filaments provides 236 greater versatility for describing the investigated structure 237 and, therefore, greater control of the accuracy of the simu-238 lation, as explained in the following paragraphs. Additionally, 239 the method of rectangular bars suffers from numerical pitfalls 240 as reported in [24]. 241

A major advantage of utilising an arbitrary number of 242 filaments to model rectangular conductors is the greater scala-243 bility for several physical parameters of the structure. For the 244 method of filaments to provide sufficiently accurate results, 245 the length l of each segment b_i (or c_i) is assumed to be 246 much larger compared to the thickness, t, or width, w, of the 247 particular wire, $l \gg t$, w. Since on-chip interconnect wires are 248 utilised, this assumption is true for the thickness, t. However, 249 the relation between the width, w, and the length, l, is not 250 always straightforward. The number of filaments can, thus, 251 be adjusted according to the relative size between the physical 252 parameters of the structure to produce an accurate solution. 253

Another implication for the chosen evaluation method for 254 the mutual inductance is scaling with frequency. Skin, prox-255 imity, and corner effects [25], [26] alter the current density of 256 the conductor with increasing frequencies, leading to different 257 results for the magnetostatic solution of the mutual inductance. 258 However, due to the width and thickness of the integrated 259 interconnects, the impact of high frequency effects on the 260 mutual inductance is minimal for frequencies up to 10 GHz, 261 well beyond the resonance frequencies of the inductors used 262 for inductive links [4], [5]. Consequently, the magnetostatic 263 solution of the mutual inductance is sufficient for this prob-264 lem. Simulations supporting this assumption and verifying 265 the accuracy of the model are demonstrated in the following 266 subsection. 267

B. Model Verification

The accuracy of the proposed magnetostatic model is verified in this subsection. The analytic model is implemented 270



Fig. 2. Top view of the on-chip inductor with a PDN loop in its vicinity. The PDN loop is placed in three distinct positions where $\delta_c = 0 \ \mu m$, $\delta_c = d_{out}/2 \ \mu m \ (C_2)$, and $\delta_c = -d_{out}/2 \ \mu m \ (C'_2)$.



Fig. 3. Evaluated mutual inductance using the proposed model with one, three, and five filaments, respectively. Increasing the number of filaments improves the accuracy, but the improvement diminishes for more than five filaments.

in Matlab [27]. Magnetostatic FEM simulations of the same
structure performed with Ansys Maxwell are used as a baseline
for comparison with the analytic model.

To quantify the mutual inductance between the PDN and 274 the inductor, the setup depicted in Figure 2 is utilised. The 275 length of the interconnect is denoted as l_{PDN} . Distance δ_c 276 denotes the spatial separation between the geometric centre of 277 the inductor C_1 and the geometric centre of the interconnect 278 loop. The topmost metal layers of a commercial 0.35 μm [28] 279 process node are assumed for the inductor and the PDN wires. 280 Without loss of generality, the 0.35 μm process is utilised 281 as a common choice for sensor arrays [28], [29] and analog 282 circuits. Moreover, fabrication of inductive links has been 283 demonstrated in this process node [30]. Nevertheless, the pro-284 posed model is not limited to this technology, as discussed in 285 the following paragraphs. 286

For the evaluation of the mutual inductance, a number of filaments is assumed that results in an accurate model.

 TABLE I

 VERIFICATION OF MUTUAL INDUCTANCE MODEL IN AMS 0.35 μm [28]

				0.95		
Geometry		$0.35 \ \mu m$				
d_{out}	$[\mu m]$	50	100	200	300	400
n	[-]	6	4	5 - 7	5 - 7	6
w_{ind}	$[\mu m]$	3 - 5	5 - 7	7 - 9	9 - 11	9 - 11
w_{PDN}	$[\mu m]$	7 - 10			8 - 12	
l_{PDN}	$[\mu m]$	100 - 400			200 - 500	
s_{PDN}	$[\mu m]$	20 - 50			50	

The impact of the number of filaments to the evaluation of 289 the mutual inductance is shown in Figure 3 for one, three, and 290 five filaments denoted, respectively, with a dotted, a dashed, 291 and a solid line. For a given length, l of each segment of 292 the structure, increasing the width, w, of the trace requires 293 an increased number of filaments to be modelled accurately. 294 A length $l = 300 \ \mu m$ and a width $w = 12 \ \mu m$ are assumed in 295 this example enhancing the impact of the number of filaments 296 to the accuracy of the model. When a single filament is utilized 297 the mutual inductance is not accurately modelled, rather it is 298 crudely approximated due to the increased separation between 299 the respective filaments in the y-axis in Figure 1. Increasing 300 the density of the filaments reduces the error due to the 301 physical dimensions of the structure. For the range of the 302 design parameters assumed for the structure (see Table I), five 303 filaments suffice to model the mutual inductance for this step 304 of the methodology. 305

Furthermore, to demonstrate the small effect of the fre-306 quency on the mutual inductance evaluation, eddy-current 307 simulations using Ansys Maxwell are performed at DC and 308 at 10 GHz. An example in evaluating the mutual inductance 309 without loss of generality is illustrated in Figure 4(a) for an 310 on-chip inductor and a PDN loop, where $\delta_c = [-d_{out}, 0]$. 311 The per cent difference in the mutual inductance between 312 the magnetostatic and the high frequency simulation is shown 313 in Figure 4(b). A maximum deviation of 10.7% is observed 314 between the magnetostatic and frequency-dependent simula-315 tion at 10 GHz. Moreover, the deviation of the mutual induc-316 tance for the illustrated interval sweep is on average 7.5%, 317 showing that the magnetostatic solution is reasonably accurate 318 for the investigated frequency range. 319

The mutual inductance between the on-chip inductor and a 320 PDN loop is shown in Figures 5(a) and 5(b) for two variants 321 of the structure. A solid line is utilised for the analytic model, 322 while a dashed line with squares is utilised for the Maxwell 323 simulations, respectively. In Figure 5, an inductor with outer 324 diameter $d_{out} = 200 \ \mu m$ is used, with $w_{ind} = 7 \ \mu m$ and 325 n = 5 turns. The minimum spacing supported by the process 326 node is chosen between the inductor turns. The PDN loop is 327 $l_{PDN} = 300 \ \mu m$ long, with spacing $s_{PDN} = 35 \ \mu m$ between 328 adjacent lines and width of $w_{PDN} = 10 \ \mu m$. For the analytic 329 model, five filaments are used since the accuracy of the model 330 did not improve for more than five filaments. 331

For the second scenario, an inductor with outer diameter $d_{out} = 300 \ \mu m$ is chosen with $w_{ind} = 5 \ \mu m$ and four d_{out} turns. The length of the PDN loop is $l_{PDN} = 400 \ \mu m$, with $w_{PDN} = 5 \ \mu m$ and $s_{PDN} = 40 \ \mu m$. Similarly, five $d_{PDN} = 40 \ \mu m$.



Fig. 4. (a) The mutual inductance simulated at DC (magnetostatic) and at 10 GHz and (b) the deviation between the mutual inductance at magnetostatic and at 10 GHz.

filaments are used for the analytic evaluation. For each case,
the per cent error compared to Maxwell simulations is, respectively, depicted in Figures 6(b) and 7(b). The deviation of
the analytic model reaches 7.5% with respect to the Maxwell
simulation. The error between the two methods is evaluated as

$$error = \frac{|M_{maxwell} - M_{analytic}|}{|M_{maxwell}|}.$$
 (6)

34

The error graph presents a discontinuity, illustrated as a 342 spike. This discontinuity is due to the change in sign in the 343 value of the mutual inductance and the small value of the 344 denominator in (6) at the relative locations where the mutual 345 inductance is almost cancelled $(\pm d_{out}/2 + s_{PDN}/2)$. Therefore, 346 the abrupt increase in the error is a numerical pitfall of the 347 error function and this particular discontinuity can be safely 348 ignored. Moreover, at the spatial location of the discontinuity 349 the mutual inductance and, therefore, the crosstalk noise are 350 reduced to a minimum, and, consequently, the potential effect 351 of this increase in error is further decreased. 352

The accuracy of the proposed model is also checked across several design parameters of the on-chip inductor and the PDN as listed in the first column of Table I. The investigated range for each of these parameters is listed in columns two to six of Table I. In Table I, the parameters chosen to verify the model are typical design parameters for inductive links. The parameters concerning the length of the interconnect structures

TABLE II Speedup Gain Through Analytic Evaluation

Design Parameters	T	ime	Cara dana
$\{d_{out}, l_{PDN}\}$	Maxwell	Analytical	Speedup
$\{200 \ \mu m, 300 \ \mu m\}$	7h22m	$0.75 \ s$	$\times 35,466$
$\{300 \ \mu m, 400 \ \mu m\}$	11h9m	0.66 s	$\times 60,867$

and specifically d_{out} , l_{PDN} , and s_{PDN} significantly affect the 360 mutual inductance between the on-chip inductor and the PDN. 361 Alternatively, the trace widths, w_{ind} and w_{PDN} affect less 362 the mutual inductance and, thus, can be considered as second 363 order parameters. The number of turns, n, does not have an 364 immediate effect on the evaluation of the mutual inductance, 365 rather defines the total number of conductors included in the 366 evaluation. The range of each parameter is chosen according 367 to figures reported in literature relating to inductive links. 368

The AMS 0.35 μm [28] process is used throughout the 369 simulations. Furthermore, simulations at UMC 0.18 μm and 370 65 nm [31] commercial processes are performed, demon-37 strating the applicability of the model across process nodes. 372 A variety of geometries is covered with these scenarios, 373 including a PDN loop shorter than the outer diameter of the 374 inductor, a variety of PDN and inductor trace widths, and PDN 375 loop widths. Overall, the accuracy of the model is within 10% 376 of the simulations, constantly exhibiting a reasonable accuracy 377 for all of the investigated technologies and geometries. 378

C. Performance of Analytic Modelling

The use of an analytic method to evaluate the mutual inductance exhibits specific advantages, such as faster and easily parametrised noise extraction, as discussed in this subsection. Speedup figures are reported for the evaluation of the mutual inductance between the proposed model and magnetostatic simulations. Moreover, improved insight on the behaviour of the noise is offered.

The simulation time for the evaluation of the mutual inductance with the analytic model and the electromagnetic solver (EM solver) is listed in Table II. All simulations are performed on a quad-core Intel® CoreTM i7–6700HQ [32] processor with 16 GB of RAM. The two geometries considered in subsection II-B (simulation results shown in Figures 5 and 6) are used for this scenario.

The speedup gained by the closed-form model is significant, 394 compared to the full-wave simulation. An electromagnetic 395 simulation is required for each position of the PDN loop in 396 the vicinity of the on-chip inductor. Consequently, the number 397 of simulations depends upon the step increment of δ_c , and 398 therefore, the simulation time directly correlates to the size 399 of the investigated structure and the granularity chosen for the 400 sweep of δ_c between 0 and $-d_{out}$. A step of 2 μm is chosen in 401 all simulations to model the crosstalk with adequate precision. 402

Alternatively, in Figure 7, the relation between the error 403 induced by increasing the spatial step and the equivalent 404 speedup are illustrated. The left *y*-axis is the departure in 405 the maximum mutual inductance (and consequently maximum noise) as the granularity of the simulation decreases. 407



Fig. 5. (a) The mutual inductance between an on-chip inductor with $d_{out} = 200 \ \mu m$ and a PDN loop with $l_{PDN} = 300 \ \mu m$ evaluated with the analytic model and magnetostatic simulations and (b) the per cent error between the analytic evaluation and the magnetostatic simulation.



Fig. 6. (a) The mutual inductance between an on-chip inductor with $d_{out} = 300 \ \mu m$ and a PDN loop with $l_{PDN} = 400 \ \mu m$ evaluated with the analytic model and magnetostatic simulations and (b) the per cent error between the analytic evaluation and the magnetostatic simulation.



Fig. 7. On the left axis, the per cent divergence from the maximum value of the mutual inductance between the on-chip inductor and the PDN is illustrated for a coarser granularity. On the right axis, the equivalent speedup gained using the proposed methodology is shown.

Alternatively, the speedup is depicted on the right *y*-axis. Despite a significant reduction in the speedup as the granularity decreases, the execution time of the proposed methodology is four orders of magnitude faster, providing an effective alternative. Moreover, the value of maximum mutual inductance and the position where the mutual inductance is minimum cannot be captured for a step size of more than 10 μ m, as the error increases significantly (in this case 12%). Alternatively, the analytic model offers a fast and accurate means to determine these quantities.

Additionally to gains in accuracy and computational time, 418 the proposed methodology offers better insight on the crosstalk 419 noise effects. Using the mutual inductance between the two 420 structures, a methodology for the accurate evaluation of the 421 crosstalk noise effect is proposed. A transfer function of the 422 compact circuit model (see Figure 8) is determined, allowing 423 an analytic or SPICE evaluation of the crosstalk noise. The 424 frequency and other attributes of the noise are characterised, 425 as shown in Section III. 426

III. CROSSTALK NOISE CIRCUIT MODEL

427

In this section, the second stage of the proposed method-428 ology to evaluate the crosstalk noise originating from the 429 inductive link is presented. Advanced design methods and 430 CAD tools for the power distribution network provision for the 431 IR drop noise and the transient, high frequency voltage drop 432 $L\frac{di}{dt}$ [33]–[35]. Nevertheless, traditional PDN design does not 433 cope with the additional noise, originating from the on-chip 434 inductors utilised for contactless inter-tier communication. 435 In Figure 8, the crosstalk effect due to coupling to the 436



Fig. 8. A compact circuit model of an H-Bridge transmitter driving an onchip inductor including the coupling between the on-chip inductor with the power and ground networks.

on-chip inductors is illustrated. P and G denote power and 437 ground wires, respectively. L_{Pn} and L_{Gn} are the partial 438 self-inductances of the power and ground interconnect wire, 439 respectively. Equivalently, R_{Pn} and R_{Gn} are the respective 440 wire resistances. Mij denotes the partial mutual inductance 441 between the on-chip inductor with self-inductance L_{Tx} and 442 each segment of the PDN. Due to the symmetry between 443 the power and ground PDN wires, the mutual inductance is 444 assumed to be equal. The parasitic resistance and capacitance 445 of the on-chip inductor is illustrated as R_{Tx} and C_{Tx} , respec-446 tively. The on-chip inductor, usually placed on the topmost 447 and thickest metal layer to reduce the wire resistance, is in 448 the vicinity of the power network. 449

The amplitude of the induced current on the PDN depends 450 upon the geometric and electrical characteristics of the closed 451 path which alter the coupling between the inductor and the 452 PDN loop. Depending upon the current flowing through the 453 on-chip inductor, crosstalk noise is induced on the power 454 distribution network (within the same tier) potentially dete-455 riorating the power integrity of the circuit and reducing the 456 robustness of the system. In inductive links, large currents 457 (on the order of milliAmperes [7], [13], [30]) flow through the 458 inductor during inter-tier communication and, consequently, 459 the crosstalk noise effect is significant as demonstrated in this 460 section. 461



Fig. 9. Compact circuit model for the evaluation of the crosstalk noise due to the on-chip inductor.

The noise effects evaluated with Cadence® Spectre® [36] 462 using SPICE simulations are presented in subsection III-A. 463 The effect of frequency on the interconnect resistance is 464 considered, yielding a frequency-dependent noise model. The 465 speedup and accuracy of the proposed method compared to 466 full-wave electromagnetic simulations with Ansys HFSS [37] 467 are described in subsection III-B to demonstrate the validity 468 of the model compared to this commercial tool. Moreover, 469 the impact of substrate resistivity on the induced crosstalk 470 noise is investigated in subsection III-C. 471

A. Frequency-Dependent Noise Evaluation

A circuit model for the high frequency crosstalk noise is depicted in Figure 9. For any given PDN loop in the vicinity of the on-chip inductor, the transimpedance of the inductor-PDN circuit is given by 474

$$\frac{V_{ind}}{I_{noise}} = \frac{Z_{11}Z_{22} + \omega^2 M^2}{j\omega M},$$
(7) 47

where Z_{11} is the self impedance of the inductor and Z_{22} is the self impedance of the PDN loop. Furthermore, M is the mutual inductance between the on-chip inductor and the PDN loop. 480

The self impedance of the inductor is,

$$Z_{11} = \frac{R_s + j(\omega L_{ind} - \omega R_s^2 C_s - \omega^3 L_{ind}^2 C_s)}{1 - \omega^2 (2L_{ind} C_s - R_s^2 C_s^2) + \omega^4 L_{ind}^2 C_s^2}, \qquad (8) \quad {}_{48}$$

where R_s is the frequency-dependent resistance, L_{ind} is the self-inductance, C_s is the series capacitance, and C_{ox} is the oxide capacitance of the on-chip inductor. For the PDN loop, 485

$$Z_{22} = R_{PDN} + j\omega L_{PDN}, \qquad (9) \quad {}^{486}$$

where L_{PDN} and R_{PDN} are the self inductance and the frequency-dependent resistance of the PDN loop, respectively. 488

To spatially model the aggregate noise on the PDN loop, the mutual inductance and, consequently, the current induced on the PDN loop is described as a function of the relative position to the inductor. Consequently, the accumulated noise

472



Fig. 10. Frequency response of the crosstalk noise for the circuit model in Figure 9.

due to the on-chip inductor is both frequency and spatially dependent.

The frequency response of the induced noise is illustrated in Figure 10. The case where $l_{PDN} = 300 \ \mu m$ and $d_{out} = 400 \ \mu m$ is used for this simulation. For the evaluation of the resistance of both the inductor and the PDN, a frequency-dependent model is utilised, considering the skin effect of the wires. Furthermore, the inductance of the inductor is evaluated using the Greenhouse formula [38],

 $L_{ind} = \frac{\mu}{2} g_1 n^2 d_{avg} f(p),$

503 where

502

504

508

$$f(p) = \ln(\frac{g_2}{p}) + g_3 p + g_4 p^2, \tag{11}$$

⁵⁰⁵ *p* is the fill factor $((d_{in} - d_{out})/(d_{in} + d_{out}))$, *n* is the number ⁵⁰⁶ of turns, and d_{avg} is the average diameter $(0.5(d_{in} + d_{out}))$. ⁵⁰⁷ For a rectangular inductor, the coefficients g_i are

$$[g_1 \ g_2 \ g_3 \ g_4] = [1.27 \ 2.07 \ 0.18 \ 0.13]. \tag{12}$$

The inductance of the PDN loop is determined by closedform expressions for the self inductance of rectangular conductors [23]

⁵¹²
$$L_{PDN} = \frac{0.002}{3w^2} \Big[3w^2 l \ln \frac{l + \sqrt{l^2 + w^2}}{w} - (l^2 + w^2)^{3/2} + 3wl^2 \ln \frac{w + \sqrt{l^2 + w^2}}{l} + l^3 + w^3 \Big], (13)$$

where *l* is equal to the length of each segment of the PDN, l_{PDN} and *w* is the trace width of the PDN, w_{PDN} . The self and oxide capacitance of the on-chip inductor are determined by [39]

518

520
$$C_{ox} = \frac{1}{2} (C_A + C_P),$$
 (15)

 $C_s = n w_{PDN}^2 \frac{\epsilon_{ILD}}{t_{ILD}},$

respectively. In (14), *n* is the number of turns, ϵ_{ILD} is the relative permittivity of the inter-layer dielectric, and t_{ILD} is the thickness of the inter-layer dielectric surrounding the metal layers of the inductor. In (15), C_A is the parasitic capacitance



Fig. 11. Voltage gain scattering parameter S_{31} between the on-chip inductor and a PDN loop.

formed between the inductor and the substrate, while C_P is the fringe capacitance between the periphery of the inductor and the substrate.

525

526

527

541

The coupled inductor-PDN structure behaves as a band-pass 528 filter, with a resonance frequency identical to the resonance of 529 the on-chip inductor since the PDN capacitance is not con-530 sidered, while the inductance of the PDN negligibly alters the 531 resonance frequency. The operating frequency of the inductive 532 link is the primary factor that determines the magnitude of the 533 induced noise. The effect peaks near the resonance frequency, 534 however, for frequencies farther away from the resonance 535 frequency, the effect of the noise is gradually diminished. 536 Note that this inductor model does not include the effect of 537 the substrate impedance on the performance of the inductor. 538 Nevertheless, any enhanced model can be utilised to consider 539 this effect. 540

B. Validation of Noise Effects

(10)

(14)

To validate the crosstalk evaluation methodology, HFSS and 542 SpectreRF simulations are performed on the inductor-PDN 543 structure used in subsection III-A in Figure 9. Both the analytic 544 method and full-wave simulations are performed on an eight-545 core Intel® Xeon® E5-2640 v2 [41] processor with 32 GB 546 of RAM. Using the inductor model highlighted by a dashed 547 rectangle, the resistive and capacitive parasitic effects of the 548 on-chip inductor are adequately modelled without complicat-549 ing the evaluation process. However, the proposed methodol-550 ogy can be equally effective with any on-chip inductor model, 55 since the evaluation of the mutual inductance is independent 552 from the circuit model of the inductor and can be integrated 553 with more accurate on-chip inductor circuit models. Never-554 theless, comparing on-chip spiral inductor models is beyond 555 the scope of this paper. Scattering parameter simulations are 556 performed for frequencies between 1 GHz and 10 GHz, 557 covering a broad spectrum of frequencies usually encountered 558 in inductive link applications [13], [30], [42]. 559

The behaviour of the noise for $|\delta_c| = [0, d_{out}]$ is depicted in Figure 11. The voltage gain S_{31} is illustrated for a frequency of 1 *GHz* and for the resonance frequency of 3 *GHz*, notated by square markers. The solid and dotted lines denote, respectively, the SpectreRF simulations obtained using the proposed methodology and the full-wave simulations.



Fig. 12. Induced crosstalk noise as a function of the frequency and the spatial separation δ_c where (a) is a low resistivity (0.01 $\Omega \cdot cm$) and (b) a high resistivity (30 $\Omega \cdot cm$) substrate, respectively.

A very good fit is observed between the full-wave simu-566 lations and the proposed methodology. The average error for 567 transmitting a signal at 1 GHz is 5.19% while at 3 GHz568 is 6.14%. As the frequency increases, a small decrease in accu-569 racy is observed due to the use of the magnetostatic mutual 570 inductance (as discussed in subsection II-A). Nevertheless, 571 the decrease is not significant to require a re-evaluation of the 572 mutual inductance between the investigated structures, as men-573 tioned in subsection II-A. Note that the full-wave simulation 574 generates artefacts in the solution due to parasitic capacitances 575 that cannot be analytically evaluated, thus contributing to the 576 per cent error between the two approaches. 577

Moreover, a notable difference is observed in the simulation 578 time between the two approaches. Specifically, the run time of 579 the full-wave simulation is 445 min, while the same simulation 580 is performed within 94 min in SpectreRF, a speedup of $4.7 \times$. 581 No parallelisation techniques have been used for the evaluation 582 of the presented methodology in SpectreRF. Alternatively, 583 four full-wave simulations run in parallel to improve the 584 simulation time and efficiently allocate the existing computing 585 resources for solving the full-wave simulations. Consequently, 586 the computational gains offered by the proposed method are 587 effectively greater. 588

589 C. Impact of Silicon Substrate on Crosstalk Noise

For near field inductive communication high resistivity substrates are preferred to exploit the lower attenuation through the substrate [11]. Consequently, the coupling between the on-chip inductors in each tier is negligibly affected by substrate losses. In this subsection, the effect of the substrate resistivity on the noise induced by inductive links on the PDN is investigated.

To model the resistive losses of the substrate, the compact circuit model in Figure 9 is adapted, where a resistor R_{sub} is added in series to the oxide capacitance C_{ox} [39]. To effectively capture how the induced noise is affected, two substrate resistivities are chosen based on a broad range of available doping densities for P^+ substrates. Namely, a low resistivity 0.01 $\Omega \cdot cm$ and a high resistivity 30 $\Omega \cdot cm$ substrate [43] are, respectively, assumed. The impedance characteristics of the spiral inductor are, in this case, extracted from full-wave simulations for the investigated substrate resistivities.

The behaviour of the crosstalk noise due to the variation in 607 the substrate resistivity is illustrated in Figure 12. The effect 608 of the low and high resistivities for the substrate are depicted 609 in Figures 12(a) and 12(b), equivalently. The behaviour of the 610 noise can be subdivided into two distinct effects, the effect 61 on the separation distance δ_c and the effect on the frequency 612 response of the inductor. As expected, the change in the 613 substrate resistivity did not alter the spatial behaviour of 614 the noise across δ_c . Nevertheless, a significant divergence is 615 observed for the on-chip inductor frequency response (and 616 therefore the crosstalk noise) between the considered sub-617 strates due to the different losses of the inductor into the silicon 618 substrate. Therefore, even though the monotonic behaviour 619 of the frequency response is not altered (increases before 620 the resonance frequency — decreases after), the slope of the 621 frequency response differs. 622

Since the spatial behaviour of the noise is not affected by the 623 substrate resistivity, the position of maximum noise is chosen 624 for the validation of the model. A 3-D model of the investi-625 gated structure is designed and simulated with the Keysight 626 Advanced Design System (ADS) FEM Electromagnetic Sim-627 ulator [44]. The results produced with ADS are illustrated 628 in Figure 13 in comparison to the model results simulated 629 with Cadence Spectre. A good fit is observed between the 630 two approaches with a maximum deviation within 7%, thus 631 verifying the accuracy of the presented results. 632

Due to the reduced losses of the spiral inductor into the substrate, the high resistivity substrate leads to a significant increase in the coupling with the adjacent interconnects, thereby confirming the hypothesis of increased inter-tier coupling through high resistivity substrates. To efficiently illustrate this increase in the crosstalk noise, the per cent difference between the crosstalk noise in the considered substrates



Fig. 13. Full-wave and analytical evaluation of the crosstalk noise on the PDN versus the investigated frequency spectrum for the position of maximum noise.



Fig. 14. The per cent difference of the induced crosstalk noise between a high and a low resistivity substrate for the position of maximum noise.

⁶⁴⁰ is depicted in Figure 14. In higher frequencies, where the
⁶⁴¹ substrate effect is more pronounced, the noise increases
⁶⁴² by 20%.

Alternatively, a dip (less than 10%) in the crosstalk noise is 643 observed below the resonance frequency. Due to the increased 644 resistivity of the substrate, a small decrease in the effective 645 self-inductance of the spiral inductor is also observed [45]. 646 Moreover, in low frequencies, the oxide capacitance C_{ox} 647 behaves as an open circuit effectively cutting-off the path 648 to R_{sub} . Consequently, in low frequencies where the eddy 649 current losses are small, the efficiency of the on-chip inductor 650 on the low resistivity substrate is superior compared to that on 651 the high resistivity substrate. Thus, a higher coupling with the 652 interconnects is noticed slightly increasing the crosstalk noise 653 compared to the high resistivity substrate. As the frequency 654 increases, however, the losses in the substrate dominate the 655 overall effect and the noise for the low resistivity substrate is 656 significantly lower. 657

IV. CASE STUDY

The applicability of the proposed methodology is demonstrated in this section through a case study. For this case study, a single ended transmitter is assumed to drive the

658



Fig. 15. Compact circuit model illustrating a single ended transmitter driving the on-chip inductor and the coupled PDN loop.



Fig. 16. Transient simulation illustrating the transmitted data through the inductive link and the corresponding induced noise on the PDN loop.

on-chip inductor. A transient analysis is performed illustrating the temporal noise characteristics given the single ended transmitter for the on-chip inductor. 664

Additionally to the frequency characteristics of the induced noise presented in Section III, the methodology proposed in this paper is utilised to determine the temporal behaviour of noise. To perform a transient simulation of noise, specific assumptions are made considering the driving circuit of the inductor and the utilised signal encoding.

The simulation setup for the transient analysis is illustrated 671 in Figure 15. A single ended transmitter is chosen as the 672 simplest circuit driving an inductive link. The second terminal 673 of the inductor is terminated to ground with a 50 Ω resistor. 674 Non-return to zero encoding is assumed as the communication 675 scheme for the inductive link. The width W_n is treated as 676 a parameter in the following analysis with a typical size of 677 $W_n = 5 \ \mu m$. Note, however, that this width exclusively 678 serves this case study and can be accurately determined only 679 if the full specification of the entire system, such as the 680 outer diameter of the coupled inductors and the separation 681 distance, are known. Therefore, this choice of W_n should not 682 be generalised. 683

The transient analysis of the induced noise is depicted $_{684}$ in Figure 16. For this analysis, a 1 *Gbps* random bitstream is $_{085}$ utilised as the transmitted data Tx. The induced current I_{noise} $_{686}$ appears as a damped positive sinusoidal pulse for transitions $_{687}$



Fig. 17. Transient simulation illustrating the transmitted data for increasing device width W_n .

from logic zero to one and as a damped negative sinusoidal 688 pulse for the opposite transition. The ringing oscillation of the 689 noise is dampened within 3 ns, not fast enough for a data 690 signal of 1 *Gbps*. Due to the high frequency characteristics 691 of the induced current, the frequency-dependent LdI_{noise}/dt 692 component of the aggregate noise of the PDN loop cannot be 693 ommited. Therefore, the induced noise can be considered as an 694 additional component of the high frequency on-chip Ldi/dt695 noise developed on the power distribution network. 696

The strength of the driving devices depends upon several 697 design specifications of the inductive link. To visualise the 698 impact of the driving strength of the transmitter circuit on the 699 induced noise, the width of the transistors is swept from 2 μm 700 up to 20 μm . The simulation results are depicted in Figure 17. 701 As expected, increasing the device strength results in an 702 increased magnitude for the induced current I_{noise} . Neverthe-703 704 less, the phase and frequency of the noise are not affected by altering W_n . 705

V. CONCLUSION

706

723

A frequency-dependent model that accurately determines 707 the effect of crosstalk noise from inductive links on the power 708 distribution network is presented. The model is constructed in 709 two stages. In the first stage, the mutual inductance between 710 the power distribution network and the inductor is analytically 711 determined. For the evaluation of the mutual inductance, 712 a speedup on the order of magnitude 10^4 is achieved, while 713 the accuracy is within 10% of the magnetostatic solution with 714 Ansys Maxwell. A SPICE model is constructed in the second 715 stage to determine the frequency-dependent noise yielding an 716 $\sim 5 \times$ speedup as compared to S-parameter noise extraction 717 with HFSS simulations. This model can guide the design 718 process of the PDN to avoid or limit undesirable crosstalk 719 noise from the on-chip inductors. In this way, the robustness 720 of the PDN does not degrade and the power integrity of 721 contactless systems is improved. 722

REFERENCES

- [1] V. F. Pavlidis, I. Savidis, and E. G. Friedman, *Three-dimensional Inte-grated Circuit Design*, 2nd ed. Amsterdam, The Netherlands: Elsevier, 2017.
- [2] J.-A. Carballo *et al.*, "ITRS 2.0 system integration chapter," ITRS, London, U.K., Tech. Rep. 2.0, 2015.

- [3] M.-T.-L. Aung, T. H. Lim, T. Yoshikawa, and T. T.-H. Kim, "2.31-Gb/s/ch area-efficient crosstalk canceled hybrid capacitive coupling interconnect for 3-D integration," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 8, pp. 2703–2711, Aug. 2016.
- [4] N. Miura, D. Mizoguchi, M. Inoue, T. Sakurai, and T. Kuroda, "A 195-GB/s 1.2-W inductive inter-chip wireless superconnect with transmit power control scheme for 3-D-stacked system in a package," *IEEE J. Solid-State Circuits*, vol. 41, no. 1, pp. 23–34, Jan. 2006.
- [5] N. Miura and T. Kuroda, "A 1Tb/s 3W inductive-coupling transceiver chip," *Proc. IEEE Asia South Pacific Design Autom. Conf.*, Jan. 2007, pp. 92–93.
- [6] I. A. Papistas and V. F. Pavlidis, "Bandwidth-to-area comparison of through silicon vias and inductive links for 3-D ICs," in *Proc. IEEE Eur. Conf. Circuit Theory Design*, Aug. 2015, pp. 1–4.
- [7] I. A. Papistas and V. F. Pavlidis, "Contactless inter-tier communication for heterogeneous 3-D ICs," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2017, pp. 2585–2588.
- [8] J. H. Lau, "TSV manufacturing yield and hidden costs for 3D IC integration," in *Proc. IEEE Electron. Compon. Technol. Conf.*, Jun. 2010, pp. 1031–1042.
- [9] K. Croes *et al.*, "Reliability challenges related to TSV integration and 3-D stacking," *IEEE Des. Test*, vol. 33, no. 3, pp. 37–45, Jun. 2016.
- [10] C. Cassidy et al., "Through silicon via reliability," IEEE Trans. Device Mater. Rel., vol. 12, no. 2, pp. 285–295, Jun. 2012.
- [11] N. Miura, T. Sakurai, and T. Kuroda, "Inductive coupled communications," in *Coupled Data Communication Techniques for High-Performance and Low-Power Computing*. Springer, 2010, pp. 79–125.
- [12] N. Miura, D. Mizoguchi, T. Sakurai, and T. Kuroda, "Cross talk countermeasures in inductive inter-chip wireless superconnect," in *Proc. IEEE Custom Integr. Circuits Conf.*, Oct. 2004, pp. 99–102.
- [13] N. Miura, M. Saito, and T. Kuroda, "A 1 Tb/s 1 pJ/b 6.4 mm²/Tb/s QDR inductive-coupling interface between 65-nm CMOS logic and emulated 100-nm DRAM," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 2, no. 2, pp. 249–256, Jun. 2012.
- [14] T. Song *et al.*, "Full-chip signal integrity analysis and optimization of 3-D ICs," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 5, pp. 1636–1648, May 2016.
- [15] Y. Massoud and Y. Ismail, "Gasping the impact of on-chip inductance," *IEEE Circuits Devices Mag.*, vol. 17, no. 4, pp. 14–21, Jul. 2001.
- [16] N. Miura, T. Sakurai, and T. Kuroda, "Crosstalk countermeasures for high-density inductive-coupling channel array," *IEEE J. Solid-State Circuits*, vol. 42, no. 2, pp. 410–421, Feb. 2007.
- [17] K. Niitsu *et al.*, "Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link," in *Proc. IEEE Asian Solid-State Circuits Conf.*, Nov. 2007, pp. 131–134.
- [18] I. A. Papistas and V. F. Pavlidis, "Crosstalk noise effects of on-chip inductive links on power delivery networks," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2016, pp. 1938–1941.
- [19] I. A. Papistas and V. F. Pavlidis, "Inter-tier crosstalk noise on power delivery networks for 3-D ICs with inductively-coupled interconnects," in *Proc. ACM Great Lakes Symp. VLSI*, May 2016, pp. 257–262.
- [20] Ansys Maxwell Online Help, V16, ANSYS, Inc., Canonsburg, PA, USA, Dec. 2014.
- [21] C. R. Paul, *Inductance: Loop and Partial*. Hoboken, NJ, USA: Wiley, 2011.
- [22] F. W. Grover, *Inductance Calculations: Working Formulas and Tables*. North Chelmsford, MA, USA: Courier Corporation, 2004.
- [23] C. Hoer and Y. C. Love, "Exact inductance equations for rectangular conductors with applications to more compli-cated geometries," *J. Res. Nat. Bureau Standards-C, Eng. Instrum.*, vol. 69, no. 2, pp. 127–137, Apr. 1965.
- [24] M. W. Beattie and L. T. Pileggi, "Inductance 101: Modeling and extraction," in *Proc. IEEE/ACM Design Autom. Conf.*, Jun. 2001, pp. 323–328.
- [25] J. R. Long and M. A. Copeland, "The modeling, characterization, and design of monolithic inductors for silicon RF IC's," *IEEE J. Solid-State Circuits*, vol. 32, no. 3, pp. 357–369, Mar. 1997.
- [26] Y. Cao *et al.*, "Frequency-independent equivalent-circuit model for on-chip spiral inductors," *IEEE J. Solid-State Circuits*, vol. 38, no. 3, pp. 419–426, Mar. 2003.
- [27] MATLAB, Version 9.0.0.341360 (R2016a), MathWorks, Inc., Natick, MA, USA, 2016.
- [28] AMS AG. Accessed: Jun. 2017. [Online]. Available: http://ams.com/

729

730

731

732

- [29] C. Z. D. Goh, P. Georgiou, T. G. Constandinou, T. Prodromakis, and 805 C. Toumazou, "A CMOS-based ISFET chemical imager with auto-806 807 calibration capability," IEEE Sensors J., vol. 11, no. 12, pp. 3253-3260, Dec. 2011. 808
- 809 [30] N. Miura, D. Mizoguchi, T. Sakurai, and T. Kuroda, "Analysis and design of inductive coupling and transceiver circuit for inductive inter-810 chip wireless superconnect," IEEE J. Solid-State Circuits, vol. 40, no. 4, 811 pp. 829-837, Apr. 2005. 812
- United Microelectronics Corporation UMC. Accessed: Jun. 2017. [31] 813 814 [Online]. Available: http://umc.com/
- [32] Intel Core i7-6700HQ. Accessed: Jun. 2017. [Online]. Available: 815 816 https://ark.intel.com/products/88967/
- [33] M. Popovich, E. G. Friedman, M. Sotman, and A. Kolodny, "On-817 chip power distribution grids with multiple supply voltages for 818 high-performance integrated circuits," IEEE Trans. Very Large Scale 819 Integr. (VLSI) Syst., vol. 16, no. 7, pp. 908-921, Jul. 2008. 820
- [34] H. H. Chen and D. D. Ling, "Power supply noise analysis methodology 821 822 for deep-submicron VLSI chip design," in Proc. 34th ACM/IEEE Design Autom. Conf., Jun. 1997, pp. 638-643. 823
- [35] Ansys RedHawk Online Help, V18, Ansys, Canonsburg, CA, USA, 824 Jan. 2017. 825
- Cadence Virtuoso Spectre Circuit Simulator Reference, V10.1.1, Cadence 826 [36] 827 Design Syst., Inc., San Jose, CA, USA, Jun. 2011.
- Ansys Electronics Desktop Online Help, V16, Ansys, Inc., Canonsburg, [37] 828 829 PA, USA, Dec. 2014.
- [38] H. M. Greenhouse, "Design of planar rectangular microelectronic induc-830 tors," IEEE Trans. Parts, Hybrids, Packag., vol. 10, no. 2, pp. 101-109, 831 832 Jun. 1974.
- [39] C. P. Yue, C. Ryu, J. Lau, T. H. Lee, and S. S. Wong, "A physical model 833 for planar spiral inductors on silicon," in IEDM Tech. Dig., Dec. 1996, 834 pp. 155-158. 835
- [40] A. Scuderi, T. Biondi, E. Ragonese, and G. Palmisano, "A lumped 836 scalable model for silicon integrated spiral inductors," IEEE Trans. 837 Circuits Syst. I, Reg. Papers, vol. 51, no. 6, pp. 1203-1209, Jun. 2004. 838
- Intel Xeon E5-2640 V2. Accessed: Jun. 2017. [Online]. Available: [41] 839 https://ark.intel.com/products/75267/ 840
- [42] N. Miura, Y. Kohama, Y. Sugimori, H. Ishikuro, T. Sakurai, and 841 T. Kuroda, "An 11Gb/s inductive-coupling link with burst transmission," 842 in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2008, pp. 298-300. 843
- "Resistivity standard," VLSI Standards, Milpitas, CA, USA, [43] 844 Tech. Rep. RS12292014, 2014. [Online]. Available: http://www. 845
- vlsistandards.com/products/electrical/rsmetric.asp?SID=103 846

- [44] Keysight Advanced Design System (ADS) 2017, Keysight Technol., 847 Santa Rosa, CA, USA, Sep. 2017.
- [45] B. A. Floyd, C.-M. Hung, and K. K. O, "The effects of substrate resistivity on RF component and circuit performance," in Proc. IEEE Int. Interconnect Technol. Conf., Jun. 2000, pp. 164-166.



Ioannis A. Papistas received the B.Sc. and M.Eng. 852 degrees in electrical and computer engineering 853 from the Artistotle University of Thessaloniki, 854 Thessaloniki, Greece, in 2014. He is currently pur-855 suing the Ph.D. degree with the University of 856 Manchester, Manchester, U.K. In 2013, he was 857 an Intern at IMEC, Leuven, Belgium, where he 858 was involved on models of decoupling capacitor 859 geometries for interposer technologies. His research 860 interests are IC design, on-chip interconnects, and 861 heterogeneous 3-D integration. 862

848

849

850

851



Vasilis F. Pavlidis received the M.Sc. and Ph.D. 863 degrees from the Department of Electrical and 864 Computer Engineering, University of Rochester, 865 Rochester, NY, USA, in 2003 and 2008, respec-866 tively. From 2008 to 2012, he was a Post-Doctoral 867 Researcher with the Integrated Systems Laboratory, 868 EPFL, Lausanne, Switzerland. Since 2012, he has 869 been an Assistant Professor within the Advanced 870 Processor Technologies Group, School of Com-871 puter Science, University of Manchester. His current 872 research interests include the area of interconnect 873

modeling and design, 3-D integration, networks-on-chip, and related design 874 issues in VLSI. He is the co-creator of the Rochester Cube, the Manchester 875 Thermal Analyzer Software, and leading author of the book Three Dimen-876 sional Integrated Circuit Design, (1st and 2nd edition). 877