Addressing Failure and Aging Degradation in MRAM/MeRAM-on-FDSOI Integration | IEEE Journals & Magazine | IEEE Xplore

Addressing Failure and Aging Degradation in MRAM/MeRAM-on-FDSOI Integration


Abstract:

In this paper, we discuss the potential foundry announced integration of magnetic random access memory (MRAM) on fully depleted silicon-on-insulator (FDSOI). The spin tra...Show More

Abstract:

In this paper, we discuss the potential foundry announced integration of magnetic random access memory (MRAM) on fully depleted silicon-on-insulator (FDSOI). The spin transfer torque magnetic tunnel junction (STT-MTJ) and the next-generation voltage-controlled magnetic anisotropy MTJ are separately integrated into a 28-nm FDSOI process as the MRAM or magnetoelectric random access memory (MeRAM)-on-FDSOI integration. Micromagnetic and electrical simulations are used to evaluate the performance of hybrid circuits. Circuit-level design strategies are explored that use FDSOI leverage and spin-device characteristic to realize writing and sensing power-delay efficiency, robust, and reliable performance in the one-transistor one-MTJ MRAM/MeRAM bit-cell and sensing circuits. Reliability issues are discussed. Process variation and aging resilience strategies, e.g., step-wise back-bias, flip-well re-configuration, and write assist, are proposed to address failure and aging degradation in the MRAM/MeRAM-on-FDSOI integration. A qualitative summary demonstrates that the MRAM/MeRAM-on-FDSOI integration offers attractive performance for future non-volatile CMOS integration.
Published in: IEEE Transactions on Circuits and Systems I: Regular Papers ( Volume: 66, Issue: 1, January 2019)
Page(s): 239 - 250
Date of Publication: 17 August 2018

ISSN Information:

Funding Agency:


Contact IEEE to Subscribe

References

References is not available for this document.