Area–Delay–Energy Efficient VLSI Architecture for Scalable In-Place Computation of FFT on Real Data | IEEE Journals & Magazine | IEEE Xplore