Modified Dual-CLCG Method and its VLSI Architecture for Pseudorandom Bit Generation | IEEE Journals & Magazine | IEEE Xplore