

Passive SC $\Delta\Sigma$ Modulator Based on Pipelined Charge-Sharing Rotation in 28-nm CMOS

Hongying Wang^{ID}, *Student Member, IEEE*, Filippo Schembari^{ID}, *Member, IEEE*,
and Robert Bogdan Staszewski^{ID}, *Fellow, IEEE*

Abstract—In this paper, we introduce a new switched-capacitor (SC) passive delta-sigma ($\Delta\Sigma$) modulator architecture. It is based on a charge-sharing rotation technique, which eliminates any inter-stage loading effects that plague the conventional SC passive $\Delta\Sigma$ modulators. To improve the proposed modulator's noise suppression and stability, an independent extra feedback path and a zeroing stage are added to the 2nd-stage integrator. Moreover, a pipelining (i.e. interleaving) technique is employed in the passive low-pass filter to relax settling requirements and improve power efficiency. Compared to the $\Delta\Sigma$ modulators with active integrators, the proposed modulator contains only switches, capacitors and one comparator, thus being greatly amenable to nanoscale CMOS process nodes. Implemented in 28-nm CMOS, the proposed ADC occupies a core area of 0.059 mm². It achieves measured SNDR of 81.1 dB and a measured dynamic range (DR) of 83.6 dB with a signal bandwidth of 80 kHz at 40.96 MS/s, while consuming 101.5 μ W. SNDR is maintained above 70 dB across a $\pm 20\%$ supply variation.

Index Terms—Analog-to-digital converter (ADC), delta-sigma, inter-stage loading effect, passive, pipelining, switched capacitor.

I. INTRODUCTION

THE ever increasing demands for Internet-of-Things (IoT) networks and portable devices promote the trend of power-efficient system design. This is further motivated by the relatively slow development in the power storage technology and the consumer expectations of long operational and stand-by time. To achieve inexpensive large-scale integration while exploiting good digital power efficiency, the IoT networks and portable devices normally integrate in the deep nanoscale CMOS technology. For applications demanding high resolution and good linearity, $\Delta\Sigma$ ADCs can be a suitable option since they can relax front-end anti-aliasing filtering and suppress in-band quantization noise by oversampling and noise-shaping techniques.

Manuscript received June 30, 2019; revised September 1, 2019 and September 17, 2019; accepted September 24, 2019. Date of publication October 16, 2019; date of current version January 31, 2020. This work was supported in part by the Science Foundation Ireland under Grant 14/RP/12921 and in part by the Marie Skłodowska-Curie Actions under Grant 747585. This article was recommended by Associate Editor L. Hernandez. (Corresponding author: Hongying Wang.)

H. Wang and R. B. Staszewski are with the School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, D04 V1W8 Ireland (e-mail: hongying.wang@ucdconnect.ie).

F. Schembari was with the School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland. He is now with Huawei Technologies, 20090 Milano, Italy.

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TCSI.2019.2944467

Low-pass $\Delta\Sigma$ ADCs universally adopt active integrators built on operational amplifiers (op-amps) to filter out the quantization noise. Typically, the ADC power consumption is dominated by such op-amps, especially the one in the first integrating stage which demands lower noise and wider bandwidth to achieve good settling performance. It is however rather challenging to implement *high-performance* op-amps in the deep nanoscale technology because of the low intrinsic gain of the bulk transistors. This typically requires the adoption of multi-stage amplifier topologies, often power-hungry and requiring extremely careful design to mitigate stability concerns.

Considering that the integrator op-amps only work during the corresponding integration phase, while merely consuming static power otherwise, an op-amp sharing technique among constituent integrators and even adders during different phases can be employed to increase the system power-efficiency [1], [2]. However, the single op-amp in [1] is over-constrained by the noise and settling specifications of the 1st-stage, which are rather unnecessary for the following two stages. Complex timing control logic must also be employed to properly share the op-amps among different stages. Alternative techniques attempt to replace the op-amps with other blocks, such as zero-crossing detectors [3], [4], dynamic-comparators [5], and inverters [6]. $\Delta\Sigma$ modulators with zero-crossing detectors can hardly achieve high resolution due to the voltage overshoots caused by delays from the zero-crossing event to the stable detection result generated, while the accuracy of $\Delta\Sigma$ modulators employing comparator-based and inverter-based integrators is mainly impaired by their limited dc gain and input-referred offset.

An attractive alternative to the active integrators invariably employing power-hungry op-amps are “passive integrators.”¹ References [7], [8], and [9] partially apply this technique and utilize hybrid typologies made of both passive and active integrators, in which *high-performance* op-amps are still required. The continuous-time (CT) implementation in [10] adopts a loop filter with low-gain open-loop inter-stage amplifiers, and passive integrators made of only resistors and capacitors. Another CT implementation, presented in [11], employs a MASH topology to obtain higher-order noise-shaping by also exploiting passive integrators and inter-stage low-gain amplifiers. However, due to excessive

¹They are called “passive integrators” in the literature but, actually, they are pseudo integrators.

$f_{-3\text{ dB}}$ should be located in-band, and therefore $f_{-3\text{ dB}} \leq \frac{f_s}{2\text{ OSR}}$ and $\frac{1}{\gamma+1} \leq \frac{\pi}{\text{OSR}}$. For example, for an OSR of 256, γ should be > 80 .

For active $\Delta\Sigma$ modulators, an important trade-off is between performance and loop dynamics. While large loop parameters of K and feedback path coefficient β allow the system to boost its SNR, they result in a greater risk of instability and degrade the overload level (OL), i.e. the normalized input amplitude when the SNR decreases by 3 dB from its peak. For the passive $\Delta\Sigma$ modulators, on the other hand, K must be $\ll 1$ so as to move the integrator pole in-band, thus ensuring the attenuation of in-band quantization noise. Indeed, in passive $\Delta\Sigma$ modulators, the loop gain is “lumped” within the comparator (i.e. the entire dc gain of the loop is provided by the comparator), resulting in a small voltage signal swing within the loop filter, thus enabling the system to achieve a higher OL that can be actually larger than 1, as well as better linearity. However, the lack of gain within the loop filter causes the system more vulnerable to noise coupling and to the off-state drain current of CMOS switches.

B. Inter-Stage Loading Effect

The operation of two cascaded passive integrators employed in the passive $\Delta\Sigma$ modulator of Fig.2 implies that capacitor C_{H1} is used to charge capacitor C_{S2} during phase $\Phi 1$. However, because of charge sharing, the charge information stored on C_{H1} ($C_{H1}V_{C_{H1}}$) will also be affected by the charge information stored on C_{S2} ($-C_{S2}V_{C_{H2}}$) during the previous phase, which leads to an inner feedback from the 2nd-stage to the 1st-stage. Based on the charge sharing, during $\Phi 1$, the top-plate voltage of C_{H1} ($V_{C_{H1}}$) can be expressed as:

$$V_{C_{H1}}(z) = \frac{-C_{S2} \cdot V_{C_{H2}}(z-1) + C_{H1} \cdot V_{C_{H1}}(z-1)}{C_{S2} + C_{H1}} \quad (4)$$

where, $\frac{C_{S2}}{C_{S2}+C_{H1}}$ is the feedback coefficient from the 2nd-stage to the 1st-stage, while $\frac{C_{H1}}{C_{S2}+C_{H1}}$ can be used to quantify the inter-stage loading effect on the 1st-stage pole position. In the frequency domain, this effect moves up the pole of the first passive integrator stage, which ultimately degrades the noise-shaping performance of the modulator. In [13], the two poles of the second-order passive $\Delta\Sigma$ modulator could not be made identical due to such inter-stage loading effect, which deteriorates the in-band noise performance by 2 dB. This is despite the attempts of maximizing the ratio between the integrating and sampling capacitors in the 2nd-stage (C_{H2}/C_{S2}).

The topology presented in [16] is redrawn in Fig.3 in three configurations: without SC gain-boosting, with the SC gain-boosting technique, and with a unity-gain buffer but without the SC gain-boosting technique. It serves the purpose of representing a reference structure for carrying out an analytical study on the inter-stage loading effect. Based on Fig. 3a, signal and quantization noise transfer functions (STF and NTF, respectively) can be expressed as:

$$\text{STF}(z) = \frac{\alpha^* (1 - \alpha_1) H_2 G}{1 + [(G(1 - \alpha^* \alpha_1) - 1 + \alpha^*) H_2 - \alpha^* \alpha_1] z^{-1}} \quad (5)$$

$$\text{NTF}(z) = \frac{1 - \alpha^* \alpha_1 z^{-1} - (1 - \alpha^*) H_2 z^{-1}}{1 + [(G(1 - \alpha^* \alpha_1) - 1 + \alpha^*) H_2 - \alpha^* \alpha_1] z^{-1}} \quad (6)$$




Fig. 3. Passive $\Delta\Sigma$ modulator in [16]: without SC gain-boosting circuit (a), with the 2nd-stage integrator exploiting SC gain-boosting ($N = 2$) (b), and with unity-gain buffer but without the SC gain-boosting circuit (c).

where H_2 is the transfer function of the 2nd-stage passive integrator, G is the equivalent gain of the comparator, α_1 is $\frac{\gamma}{\gamma+1}$ ($\gamma = \frac{C_{H1}}{C_{S1}}$) and α^* is $\frac{C_{H1}}{C_{S2}+C_{H1}}$. The zero of NTF generated by the 1st-stage integrator is pushed towards higher frequencies to around $\alpha_1 \alpha^*$, resulting in a worse suppression of the in-band quantization noise.

To analyze the effects of the gain-boosting technique on the inter-stage loading, a SC gain-boosting sampling stage with a gain factor $N = 2$ is implemented as the 2nd-stage, shown in Fig.3b. It promotes a reduction of α^* down to $\frac{C_{H1}}{2C_{S2}+C_{H1}}$, whose effect is to potentially shift the zero of the NTF generated by the 1st-stage out of the system's signal bandwidth, and to increase the zero generated by the 2nd-stage up to $\frac{C_{H2}}{0.5C_{S2}+C_{H2}}$, which is close to dc. For a gain factor of 2 and assuming that $C_{H1} = C_{H2}$ and $C_{S1} = C_{S2}$, the capacitor ratio γ needs to be larger than 241 so as to keep the first zero of the modulator in-band, which will in turn increase the area occupied by the capacitors. In the second-order passive modulator presented in [16], the measured output spectrum exhibits a 20dB/decade slope between 1kHz and 100kHz, which is due to the gain factor of the gain-boosting technique of $N = 5$, causing the first zero of the NTF to be pushed outside the signal bandwidth. It could therefore be argued that while the SC gain-boosting technique raises the gain of the 2nd-stage and pulls the pole of the 2nd-stage closer to dc, it worsens the inter-stage loading effects and results in a shift of the NTF zero (which is generated by the 1st-stage integrator) further away from dc.

Alternatively, the use of a unity-gain buffer interposed between these two integrator stages, shown in Fig. 3c, so as to completely eliminate the inter-stage loading, will modify the




Fig. 4. Behavioral modeling of the Fig.3 modulator: SNDR vs. γ at OSR = 256 for the following cases: with inter-stage loading effect (a), with inter-stage loading effect and the SC gain-boosting ($N = 5$) (b), without inter-stage loading effect ($\beta = \frac{C_{S2}}{C_{S2}+C_{H1}}$) (c), and without inter-stage loading effect ($\beta = 1$) (d).

STF and NTF, which can now be written in the form:

$$\text{STF}_{w/buf}(z) = \frac{H_1 H_2 G}{1 + H_1 H_2 G z^{-1} + \beta H_2 G z^{-1}} \quad (7)$$

$$\text{NTF}_{w/buf}(z) = \frac{1}{1 + H_1 H_2 G z^{-1} + \beta H_2 G z^{-1}} \quad (8)$$

where, β is the feedback coefficient from the modulator's output to the 2nd-stage (see Fig. 1), which is equal to 1 when employing the unity-gain buffer (Fig. 3c). For fair comparison, β is set to $\frac{C_{S2}}{C_{S2}+C_{H1}}$, which is equal to the case shown in Fig. 3a and can be achieved by adjusting the reference voltages of the feedback path to the 2nd-stage.

System investigation of the inter-stage loading effects with respect to the capacitance ratio γ ($C_{H1,2}/C_{S1,2}$) is carried out by means of behavioral modeling for all the configurations mentioned above, and is revealed in Fig.4 with OSR of 256 and assuming $C_{H1} = C_{H2}$ and $C_{S1} = C_{S2}$. The worst-case SNDR degradation can be as large as 10dB. Engaging the SC gain boost causes a further drop in SNDR as a result of the equivalent pole of the 1st-stage integrator moving up and outside of the signal bandwidth, although the pole of the 2nd-stage is pulled in towards dc.

C. Proposed Second-Order Passive $\Delta\Sigma$ Modulator

The simplified schematic of the proposed passive second-order $\Delta\Sigma$ modulator based on the charge-sharing rotation is presented in Fig.5b. It contains a second-order low-pass IIR filter (IIR2), 1-bit feedback DACs and a comparator.

The IIR2 filter itself was inspired by the charge-sharing rotation scheme introduced in [18] and redrawn in Fig.5a. It is a fully-passive topology which avoids operational or any active amplifiers and employs only capacitors and CMOS switches. It purposefully prevents any inter-stage loading effects. During $\Phi 1$, V_{IN} is sampled on capacitor C_S , and then during $\Phi 2$ the top-plate of C_S is connected to the top-plate of C_{H1} , causing the charge sharing between C_S and C_{H1} . Therefore, at the end of $\Phi 2$, C_S and C_{H1} store the same voltage information. Consequently, instead of using C_{H1} to charge C_{S2}




Fig. 5. IIR2 filter based on charge-sharing rotation (a). Proposed passive second-order $\Delta\Sigma$ modulator (b), and its timing diagram (c).

and then taking C_{S2} to charge C_{H2} , as done earlier in Fig. 2, the IIR2 uses C_S to directly charge C_{H2} . When $\Phi 3$ is asserted, C_S is connected to the top-plate of C_{H2} , by which the voltage information stored in C_S , which is identical to the voltage information stored in C_{H1} at the end of $\Phi 2$, passes to C_{H2} without any charge loss in C_{H1} . In contrast to the cascaded passive SC integrators exemplified by Fig.2, the cascaded passive integrators in IIR2 share the single sampling capacitor C_S between the stages. For this reason, the IIR2 does not exhibit any inter-stage loading effects despite the fact that two cascaded passive integrators are employed.

At the proposed modulator level, during $\Phi 1$, the voltage difference between the input signal V_{IN} and the 1-bit feedback DAC output controlled by the 1-bit quantizer output, \bar{Y} and Y , is sampled on capacitor C_S . Considering that the voltage signal swing at the input of the preamplifier is reasonably small (tens to few hundreds of μV), the memory charge inside C_S at the end of $\Phi 3_1$ is small enough not to affect the settling of the new sample. During $\Phi 2$, the charge information stored on C_S and C_{H1} is shared and updated, which represents the action




Fig. 6. SNDR of the proposed ADC, obtained through behavioral modeling simulations, versus γ , ζ , β and ρ at an OSR of 256.

of the 1st-stage passive integrator. Φ_{3_1} and Φ_{3_2} are the two non-overlapping phases of Φ_3 . During Φ_{3_1} , the top-plates of C_S , C_{H2} and feedback capacitor C_{FB} are connected together to share their charges. This represents in turn the action of the 2nd-stage integrator with an extra independent feedback path. The comparator compares the voltage swing at the input of the preamplifier and generates the system output Y/\bar{Y} at the falling edge of Φ_{3_1} . During Φ_{3_2} , the top-plates of C_{H2} and C_{H2_Z} are connected together. This adds a zero to the transfer function of the 2nd-stage integrator, which helps with the stability. In order to minimize the input-referred noise and maximize the gain of the comparator, a preamplifier stage is employed before the conventional dynamic latched comparator. Considering the parasitic capacitor C_P at the connection node between the sampling capacitor C_S and the hold capacitors, the transfer function of the 1st-stage integrator $H_1(z)$ is identical to (2), while the transfer function of the 2nd-stage integrator $H_2(z)$ can be expressed as:

$$H_2(z) = \frac{[1 - (1 - \zeta)z^{-1}] \cdot \frac{1}{\gamma + \rho + 1 + \beta} z^{-1}}{1 - (1 - \zeta \frac{1 + \rho + \beta}{\gamma + \rho + 1 + \beta}) z^{-1}} \quad (9)$$

where γ is C_{H2}/C_S , β is C_{FB}/C_S , $\rho = C_P/C_S$ and ζ is $C_{H2}/(C_{H2} + C_{H2_Z})$ which affects the position of the zero of the transfer function. The term $\zeta \frac{1 + \rho + \beta}{\gamma + \rho + 1 + \beta}$ in the denominator of (9) can be treated as an indicator of how far away the pole is from the unit circle ($z = 1$). The location of the pole is thus determined by γ , β , ρ and ζ . By reducing ζ , the pole can be moved closer to the unit circle. The STF and quantization NTF of the proposed $\Delta\Sigma$ modulator exhibit the same forms as (7) and (8), with $H_2(z)$ expressed by (9). As the $\Delta\Sigma$ modulator is a non-linear system, the comparator gain G can only be obtained via simulations. However, the method proposed in [13] estimates that the loop gain of the modulator





Fig. 7. Pole-zero constellation of the NTF of the proposed ADC at different values of β .

is 1 at $f_S/2$, meaning that an approximation of the comparator gain of the proposed modulator is $G_{\text{est}} = \frac{1}{H_1(-1)H_2(-1)}$. A high G_{est} value can be achieved by increasing γ .

To reach the targeted accuracy of 13 bits over a bandwidth of 80 kHz and assuming a second-order $\Delta\Sigma$ modulator, a minimum OSR of 128 would be needed. In order to maintain sufficient margin against potential nonidealities, such as noise and leakage currents, an OSR of 256 has therefore been adopted. For stronger attenuation of the in-band quantization noise, the zeros of the NTF should be within the signal bandwidth. With the assumption that $C_{H1} = C_{H2}$, based on (3), γ ($C_{H1,2}/C_S$) needs to be larger than 80 at an OSR of 256. Capacitor C_{H2_Z} shifts the pole of the 2nd-stage integrator towards dc and further adds a zero to the system, improving the stability. If ζ is set to 1/2 and ρ is set to 0, the pole error ($\zeta \frac{1 + \rho + \beta}{\gamma + \rho + 1 + \beta}$) will be reduced by half, thus increasing the ADC's SNR. It is worth noting the trade-off between ζ and the modulator's area, i.e. lowering $\zeta = C_{H2}/(C_{H2} + C_{H2_Z})$ is practically done by substantially increasing C_{H2_Z} .

Thanks to the introduced capacitor C_{FB} , one additional feedback path with the feedback coefficient β (C_{FB}/C_S) can be realized. If β is very small, the ability of the system to attenuate noise is diminished, since the poles of the NTF are close to the signal bandwidth. On the other hand, for sufficiently large β , the ADC behavior would resemble the operation of a second-order $\Delta\Sigma$ modulator when β is still smaller than or comparable to the value of $H_1(z)$ at low frequencies. Likewise, it would resemble a first-order $\Delta\Sigma$ modulator at high frequencies, when β is much larger than the value of $H_1(z)$. To set β to an appropriate value such that the proposed system acts as second-order and the poles of the NTF are allocated around $f_S/4$ for the consideration of stability, β should be comparable to $H_1(0) = \frac{1}{\gamma}$. At such a value, the output swing of the first integrator stage would be comparable to that of the 1-bit feedback DAC output, which would in turn reduce the output swing of the 2nd-stage integrator, and therefore the equivalent G would increase, resulting in a higher ADC linearity even at full-scale. Moreover, a higher G allows for the in-band quantization noise to be further attenuated. The inner feedback path implemented with C_{FB} , employed to achieve higher G without adopting a higher γ and shifting the modulator poles towards lower frequencies, allows relaxing the trade-off between in-band quantization noise power and area.

Fig. 8. STF and NTF plots of the proposed modulator ($f_s = 40.96$ MHz).

The sensitivity of the proposed modulator to the γ , ζ , β and ρ parameters can be studied through behavioral-modeling simulations, as indicated by the trends in ADC SNDR plots in Fig. 6. By assuming $C_{H1} = C_{H2}$, $\beta = \frac{1}{\gamma}$, $\rho = 0$ and $\zeta = 0.5$, as γ increases, SNDR increases gradually. This happens until γ reaches 100. Afterwards, the SNDR remains almost constant around 95 dB, thus justifying the choice of $\gamma = 100$ in this design, and implying $\beta = 0.01$. Now, by sweeping ζ , SNDR reaches its maximum at $\zeta = 0.5$. Compared to a system that does not embed the additional feedback stage ($\beta = 0$), SNDR of the proposed modulator is considerably higher (as much as 35 dB for ζ between 0.5 and 0.6). Due to the area and physical layout matching constraints, the chosen value for ζ is 0.5, meaning that C_{H2_Z} must be equal to C_{H2} . Behavioral modeling simulations show that the maximum SNDR occurs at $\beta = 0.01$, and it drops quickly when $\beta < 0.009$, whereas it decreases more gradually for $\beta > 0.015$. Considering the effect of the parasitic capacitor C_p , the SNDR only degrades by 3 dB for $\rho = 0.4$.

The equivalent internal comparator gain G can be obtained by getting the rms value of comparator input voltage, from which the signal and noise transfer functions can be derived. Fig. 7 shows the root locus of the poles and zeros of the NTF as β varies. When β increases, the poles are shifted away from the signal bandwidth until $\beta = 0.01$, while when $\beta = 0.2$ one pole is around the signal bandwidth, making the system behaving like a first-order modulator. This confirms the previous discussion that β needs to be set to a value comparable to $\frac{1}{\gamma}$ in order to guarantee the system acting as a second-order one and achieving better noise shaping. Through behavioral modeling, the optimized design parameters which have been outlined are $\gamma = 100$, $\beta = 0.01$ and $\zeta = 0.5$, since they would result in an SNDR of 95 dB, therefore ensuring enough margin for the noise and leakage current.

Compared to the second-order $\Delta\Sigma$ modulator shown in Fig. 3a and Fig. 3b, the proposed single-bit $\Delta\Sigma$ modulator avoids the detrimental inter-stage loading effect by exploiting the charge-sharing rotation. Furthermore, it is optimized by optimally outlining the system parameters γ , β and ζ through behavioral modeling. As a consequence, it can achieve SNDR comparable to that of active and hybrid topologies, in a completely digitally friendly implementation, thus amenable to nanoscale technology. For the obtained value of G , the magnitudes of the signal and noise transfer functions are plotted in Fig. 8. The NTF contains two zeros within the 80 kHz




Fig. 9. Charge-sharing circuit model utilized to carry out the proposed noise analysis.




Fig. 10. Comparison of spectra obtained with modeling using different noise source contributions.

signal bandwidth, around 32 kHz and 64 kHz for a sampling frequency of 40.96 MHz. Attenuation of 84 dB for the in-band quantization noise is achieved.

D. Noise Analysis

There are three main sources of noise within the proposed modulator, each of which experiences a different transfer function towards the converter's output. They are the kT/C thermal noise generated during the sampling and integrating operational phases, the comparator noise E_{cmp} (from both the preamplifier and the dynamic stages), and the quantization noise of the 1-bit quantizer, E_Q . Concerning the kT/C thermal noise, the portion of it generated during $\Phi1$ ($V_{n,samp}$) exhibits the same transfer characteristic as the STF, while the one generated during $\Phi2$ ($V_{n,H1}$) transfers to the output shaped by the function $G \cdot H_2 \cdot NTF$. The kT/C noise generated during $\Phi3_1$ ($V_{n,H2}$) transfers instead according to $G \cdot NTF$, whereas the transfer function of that generated during $\Phi3_2$ ($V_{n,H2_Z}$) is $G \cdot \gamma \cdot H_2 \cdot NTF$. The input-referred comparator noise (E_{cmp}) experiences a transfer to the ADC output as $G \cdot NTF$. Due to the passive implementation of the low-pass filter, E_{cmp} is not attenuated in-band but is high-pass filtered by the $G \cdot NTF$ out-band characteristic. It is worth observing that lowering the integrator's pole frequency results in increasing G , thus leading to a higher attenuation of the in-band quantization noise. However, this would also result in higher input-referred noise of the modulator contributed by E_{cmp} .

For the aforementioned kT/C noise, $V_{n,samp}$ is the voltage noise generated and stored on capacitor C_S , which is equal to $\sqrt{\frac{2kT}{C_S}}$. The residual kT/C thermal noise ($V_{n,CS}$) is generated during the charge-sharing operation between capacitors C_S and C_H (note that C_H represents here generically either C_{H1} or C_{H2}), as shown in Fig. 9. When the switch is




Fig. 11. Block diagram of the proposed passive $\Delta\Sigma$ modulator.

closed (i.e. during phase $\Phi 2$), the thermal noise voltage is $V_{n,SH} = \sqrt{\frac{kT}{C_S + C_H}}$ and the total noise charge q_{tot} is equal to $(C_S + C_H)V_{n,SH} = \sqrt{kT(C_S + C_H)}$, and so the noise energy is $E_{tot} = \frac{q_{tot}^2}{C_S + C_H} = kT$. Because of energy conservation, when the switch opens ($\Phi 2$ is de-asserted), the total noise energy distributed between C_S and C_H is fixed, implying that the total energy can be expressed as $E_{tot} = \frac{q_S^2}{C_S} + \frac{q_H^2}{C_H} = kT$. Based on the charge conservation principle, the sum of the charge stored by C_S and C_H is constant, and equal to the total charge on the capacitors during phase $\Phi 2$. By only considering thermal noise and by assuming, for the sake of example, that the total charge on C_S and C_H before the switch is closed is equal to zero, then when the switch opens, $q_S + q_H = 0$ ($q_S = -q_H$). Therefore, $V_{n,S} = \sqrt{\frac{kT}{C_S + C_H}} \sqrt{\frac{C_H}{C_S}}$. If $C_H \gg C_S$, $V_{n,S} \approx \sqrt{\frac{kT}{C_S}}$ and $V_{n,H} \approx \frac{1}{\gamma} \sqrt{\frac{kT}{C_S}}$.

Considering that C_S must be traded-off between the kT/C noise and chip area, to reach an accuracy of 13 bits, a value of 0.2 pF has been chosen based on behavioral modeling simulations, which allows achieving an SNDR of 83 dB. This results in in-band $V_{n,samp}$ noise of $12.7 \mu V_{rms}$. According to the developed behavioral model, the input swing of the comparator is $\sim 100 \mu V_{rms}$. Compared to the case of $E_{cmp} = 0$, the system's SNR only degrades by 3 dB to 80 dB with $E_{cmp} = 90 \mu V_{rms}$ over the full-band, only part of which will be distributed in-band. This 3-dB degradation means that E_{cmp} contributes to the in-band noise equally with the kT/C noise. Spectra with different noise sources are compared in Fig. 10.

III. CIRCUIT IMPLEMENTATION

As revealed in Fig. 5b, three phases are needed for the proposed passive LPF. The modulator output is updated at the rising edge of $\Phi 3_1$. Therefore, achieving higher OSR and better attenuation of the in-band quantization noise demands the choice of higher f_s , which in turn shortens the duration of the modulator operational phases, thus posing more stringent requirements on the settling time of the negative-exponential voltage transients. In order to relax the settling-time requirements for the targeted OSR and resolution, the proposed

modulator exploits a pipelining technique by interleaving four parallel input sampling stages. Fig. 11 shows the proposed fully differential passive SC $\Delta\Sigma$ modulator and the timing diagram of the control signals. The passive LPF output terminals, V_{H2N} and V_{H2P} , are connected to the comparator, implemented as a cascade of the clocked preamplifier and dynamic latched comparator.

A. Pipelined Low-Pass Filter

Given the targeted OSR and signal bandwidth (80 kHz in this design), the sampling frequency f_s can be derived. The control signals $\Phi 1$, $\Phi 2$, $\Phi 3$ and $\Phi 4$ are non-overlapping clocks with a frequency of $f_s/4$, while $clk1$ and $clk2$ are also non-overlapping clocks running at f_s . The rising edges of Φk ($k = 1, 2, 3, 4$) are synchronous with the rising edges of $clk1$. During $\Phi 1$, capacitor C_S belonging to the sampling stage, whose starting phase is $\Phi 1$, samples the voltage difference between the input signal and the 1-bit output of the feedback DAC, and then it shares its charge with capacitor C_{H1} during phase $\Phi 2$, and with C_{H2} and C_{FB} during phase $\Phi 3_1$. Similarly, capacitor C_S within the neighboring sampling stage whose starting phase is $\Phi 2$, also samples the voltage difference between the input signal and the 1-bit output of the feedback DAC during phase $\Phi 2$, then it shares its charge with C_{H1} during $\Phi 3$, and finally with C_{H2} and C_{FB} during $\Phi 4_1$. In the end, C_S capacitors within the sampling stages, whose starting phases are $\Phi 3$ and $\Phi 4$, undertake the same sequence of operations. As C_{H2} and $C_{H2,Z}$ are shared among the different phases, the charge-sharing operation between them is controlled by $clk2$. Therefore, the modulator output is updated at each new phase rather than at each $\Phi 3_1$.

Considering the settling behavior which occurs during the charge sharing between capacitors C_S and C_H (see Fig. 9) when $\Phi 2$ is asserted, the voltages across C_S and C_H at the end of $\Phi 2$ (V_{C_S} and V_{C_H} , respectively) can be expressed as:

$$V_{C_H}[n] = V_{SH} \cdot (1 - e^{-\frac{T_{\Phi 2}}{\tau}}) + V_{C_H}[n-1] \cdot e^{-\frac{T_{\Phi 2}}{\tau}} \quad (10)$$

$$V_{C_S}[n] = V_{SH} \cdot (1 - e^{-\frac{T_{\Phi 2}}{\tau}}) + V_{C_S}[n-1] \cdot e^{-\frac{T_{\Phi 2}}{\tau}} \quad (11)$$




Fig. 12. Behavioral simulation of SNDR versus normalized settling error.

where $V_{SH} = \{C_S \cdot V_{C_S}[n-1] + C_H \cdot V_{C_H}[n-1]\} / (C_S + C_H)$ is their theoretical asymptotic value ($V_{C_S}[n-1]$ and $V_{C_H}[n-1]$ are the voltage values at the end of the previous phase Φ_2), $\tau = R_{on}(C_S + C_H)$ is the time constant (R_{on} is the switch on-resistance) and T_{Φ_2} is the time duration of phase Φ_2 . In other words, T_{Φ_2} is the available time for the internal nodes to settle to their asymptotic value, while $e^{-\frac{T_{\Phi_2}}{\tau}}$ in (10) and (11) is the residual (normalized) settling error due to charge sharing, under the modeling assumption of the charge sharing network as a 1st-order RC network. Based on behavioral modeling simulations, SNDR of the proposed modulator drops gradually when the settling error is larger than 0.001, as shown in Fig. 12 for the chosen OSR of 256.

Assuming for the moment that the proposed pipelining technique was not exploited, the modulator would be characterized by a single sampling phase and two integration phases, each with the same duration T_{phase} equal to $1/(3f_s)$ (i.e. the period $1/f_s$ is equally distributed for the sampling, 1st-stage and 2nd-stage integration). Low kT/C noise demands an higher capacitance ($C_S = 200$ fF), which in turns requires large enough CMOS switches to minimize R_{on} so as to guarantee a sufficiently fast settling of the filter's internal nodes. This, however, would increase the off drain current of the turned-off CMOS switches and increase the load capacitance on the digital control signal lines. Exploitation of the above-mentioned pipelining technique, characterized by a time interleaving factor n ($n = 4$ in this implementation), allows T_{phase} to be beneficially extended n times, with a maximum duration of $1/f_s$. This relaxes the requirement on the switches' channel on-resistance by $n\times$, which is beneficial in limiting the detrimental impact of the their leakage current in off-state (causing the discharge of capacitors in hold-state) and in reducing the load capacitance of the digital control signal generator. At the same time, each of the control signals Φ_1 , Φ_2 and Φ_3 operates at a rate $n\times$ slower than the sampling clock (f_s/n), thus helping to further reduce the power consumption of the digital control signal generator.

Another advantage brought by the pipelining of the modulator loop filter is that the longer duration of the phases allows relaxing the slew rate and bandwidth of the comparator's preamplifier, which also promotes a lower power consumption. As the preamplifier is the only component in the modulator which dissipates static power, its power efficiency can be increased by sampling its input voltage and generating a new

corresponding output during each of the three phases of the IIR2 filter operation, rather than performing preamplification during only one of the phases and remaining idle during the others (thus dissipating static power). Therefore, the time interleaving factor should be $n \geq 3$ to allow the preamplifier to perform preamplification for all the phases. However, as the maximum phase length is upper bounded by $1/f_s$, choosing $n > 3$ does not help with further extending T_{phase} . Due to the higher complexity in generating an odd number of phases, $n = 4$ is chosen so as to simplify the design of waveform generator. Considering that the relatively large integrating capacitors (C_{H1} and C_{H2}) and the comparator will be shared among the four interleaved filter stages, the overall area of the modulator is only slightly larger (i.e. $< 1.1\times$ of a modulator with a single-stage filter implementation).

The sampling capacitors C_S are implemented using a 200 fF metal-oxide-metal (MOM) capacitor, while the integrating capacitor $C_{H1,2}$ consists of 100 units of C_S , thus improving matching. Based on a 1000-run Monte Carlo simulation, the local mismatch between C_S sampling capacitors is equal to 0.05%. To account for extra margin, an accuracy of 0.1% has been considered for the behavioral modeling simulations, showing an SNDR standard deviation of 1.3 dB for the proposed modulator. Any deviation in C_{FB} from its nominal value can be seen as a variation in parameter β (nominally equal to 0.01), which can be tolerated if in between 0.009 and 0.015 as per Fig. 6 (i.e. the range of β for which the modulator SNDR is reasonably invariant) and, therefore, the parasitic capacitor added to C_{FB} needs to be carefully sized during the schematic and layout design phases. Capacitor C_{FB} is implemented as the series of 10 units of 17 fF, so as to keep the local mismatch to about 0.05%. The parasitic capacitance at the top-plate of C_{FB} is in the range between 1.02 fF and 1.25 fF, as observed from PVT simulations. Therefore, β can approximately be controlled between 0.0136 and 0.0148, thus ensuring a reasonably invariant SNDR, as visible from Fig. 6.

Because of the passive implementation adopted for the pipelined loop filter, the signal voltage swings inside it are relatively low (e.g. as low as $100\mu V_{rms}$ at the input of the comparator's preamplifier). This renders the topology more sensitive to the off-current of CMOS switches, which degrades in the nanoscale CMOS technology. However, such small voltage swings allow simplifying the design of switches within the proposed LPF, which are all transmission gates, except those within the feedback path. For what concerns the impact of the off leakage current of CMOS switches, given the fact that the small signal voltage swings imply nearly zero voltage drops across capacitors C_{H1} and C_{H2} , the impact of the leakage current is larger when one terminal of the transmission gates is connected to V_{REFP} or V_{REFN} (e.g. almost half the supply away from V_{REF}), while it is smaller when it is connected to V_{REF} . Therefore, without the part in the grey-shaded rectangle in Fig. 11, the harmful contribution in terms of leakage current arises from the CMOS switches around the 1-bit feedback path. For the feedback path to the 1st-stage integrator, in the example of the sampling stage whose starting phase is Φ_1 , but without the leakage reduction circuitry in the grey-shaded rectangle, the off currents from its switches (i.e. sw5, sw6,




Fig. 13. Clocked preamplifier.

sw7 and sw8) behave as a feedback path for both C_{H1} and C_{H2} during phase $\Phi 1$, and its feedback parameter cannot be precisely controlled during the design. Therefore, a leakage reduction mechanism is necessary to minimize the detrimental impact on the modulator performance. A way of exploiting it is represented by the switches marked as sw1, sw2, sw3 and sw4 in the grey-shaded rectangle in Fig. 11, which serve the purpose of setting the voltage of nodes N1 and N2 to the reference voltage V_{REF} during phase $\Phi 1$. This helps reducing the off-state current of the transmission gates, such as sw5, sw6, sw7 and sw8, connected to capacitors C_{H1} and C_{H2} . For the feedback path to the 2nd-stage, given the small value of C_{FB} , which is around 1.7 fF, the size of the switch connected to it (i.e. sw9 and sw10) can be smaller without introducing any time-constant limitations, and thus the impact of the switch off leakage current is negligible.

B. Clocked Preamplifier

The comparator consists of a preamplifier stage followed by a dynamic latched comparator. The former serves the purpose of mitigating the offset and noise (including the kick-back) of the latter. It could therefore be assumed that the input-referred noise E_{cmp} and offset are mainly contributed by the preamplifier. Similarly to the SC loop filter and custom digital logic, the dynamic latched comparator only consumes dynamic power consumption, while the preamplifier is the sole component in the system which dissipates static power. As stated earlier, a way of improving its power efficiency is represented by the exploited pipelining technique, which allows the operation of comparator during each phase. However, the preamplifier is still in idle state (e.g. no comparison performed) during half of each phase duration. To reduce the dissipated power during this idle period, the topology chosen for the preamplifier, as shown in Fig.13, consists of a continuous-time front-end stage followed by a clocked amplifier, which is indeed switched off during such idle half phase. To achieve a better isolation between the passive loop filter and the switching activity of the downstream comparator, the clocked topology is used for the 2nd-stage of the preamplifier.

The input differential pair of the continuous-time 1st-stage of the preamplifier is implemented using large-size PMOS devices to reduce the input-referred offset and $1/f$ noise. The total dc gain of the preamplifier (G_{pre}) when clk1 is logic high is 38 dB, which is large enough to amplify the filter output and to neglect the impact of metastability of the dynamic latched




Fig. 14. Chip micrograph.




Fig. 15. Measured spectrum with a 2.574 kHz full-scale sinusoidal input.

comparator. The implemented comparator is designed with input-referred noise (full-band integrated) below $90 \mu V_{rms}$, which is the value outlined through behavioral modeling in order to allow the modulator to achieve $ENOB > 13$ bits. As the $\Delta \Sigma$ modulator is a negative feedback loop, the time-averaged single-bit output tracks the input voltage signal even though there is a dc offset at the comparator input. As long as the offset is small enough so as not to cause the saturation of the comparator, the system's performance is not affected. This has been verified via behavioral modeling and circuit simulations.

IV. MEASUREMENT RESULTS

The proposed ADC is implemented in a low-power flavor of TSMC 28-nm CMOS technology. The chip micrograph in Fig.14 shows the core ADC which occupies an area of 0.059 mm^2 and is made of the switched-cap passive loop filter and the 1-bit quantizer, as well as the clock buffer and an output test operational amplifier (OPA).

Fig. 15 shows the measured output spectrum for a 2.574 kHz full-scale sinusoidal input signal, demonstrating SNDR and SFDR of 81.1 dB and 91.82 dB, respectively, over a signal bandwidth of 80 kHz and at OSR of 255.6. This proves that the proposed modulator achieves good linearity even at full-scale. The two-tone output spectrum shown in Fig. 16 uses two input sinewaves at 20.046 kHz and 25.0138 kHz and with -6 dBFS amplitude. All of the second and third intermodulation

TABLE I
PERFORMANCE SUMMARY AND COMPARISON WITH STATE-OF-THE-ART PASSIVE AND HYBRID $\Delta\Sigma$ MODULATORS

	[8]	[10]	[9]	[12]	[14]	[16]	This Work
Type	hybrid CT	hybrid CT	hybrid DT	hybrid DT	passive DT	passive DT	passive DT
Tech (nm)	250	65	130	65	130	65	28
Frequency (MHz)	150	320	640	13	102.4	0.5	40
Bandwidth (kHz)	2000	2000	10000	25	100	0.5	80
OSR	37	80	32	260	512	500	256
Order	5th	3rd	3rd	3rd	2nd	2nd	2nd
Power (μ W)	2700	256	5500	73.6	1275	0.43	101.5
peak SNDR (dB)	63.4	69.1	56	88.2	74.1	65	81.11
DR (dB)	68	76.2	54	91	80.5	65	83.6
FoM _{W_{peak}} (fJ/c-s)	558	27.5	533	70	1538	290	68.4
FoM _S (dB)	156.7	175.1	146.5	176.3	159.4	155.6	172.5
Area (mm ²)	0.42	0.013	N/A	0.1	0.1	0.125	0.059




Fig. 16. Output spectrum of the modulator for a 20 kHz and 25 kHz two-tone input signal.




Fig. 18. Measured SNDR versus frequency for a full-scale sinusoidal input.




Fig. 17. Measured SNDR versus amplitude at 2.574 kHz frequency for a sinusoidal input.

products fall below -80 dBc. The SNDR and SNR versus the amplitude of an input sinewave at 2.574 kHz is plotted in Fig. 17, indicating the the proposed ADC can achieve a DR of 83.6 dB.

Performance of the proposed ADC has been measured across multiple dies. Fig. 18 shows the SNDR versus frequency when applying a full-scale sinewave at the input. The minimum measured SNDR is 76.5 dB at 79 kHz input frequency, while the measured SNDR's variation across different dies is within 3 dB, mainly caused by the spread in the preamplifier's gain G_{Pre} and the comparator's noise E_{cmp} .




Fig. 19. SNDR and power consumption versus $\pm 20\%$ supply variation.

The ADC performance is also measured versus a supply variation of up to $\pm 20\%$ from nominal (while scaling the input sinusoidal signal amplitude proportionally). The SNDR and power consumption with a 20.046 kHz full-scale input sinewave versus supply variation are shown in Fig. 19. The SNDR drops gradually at lower supplies due to the fact that the preamplifier's input-referred noise increases while its gain decreases, which in turn also means less attenuation of the noise from the following dynamic latched comparator. At the nominal supply voltage, the digital control signal generator, including the waveform generator, the non-overlapping clock generator and the digital buffers, altogether

consumes $41.2 \mu\text{W}$. The passive LPF consumes $19.6 \mu\text{W}$, while the preamplifier and the dynamic latched comparator consume $36.6 \mu\text{W}$ and $4.1 \mu\text{W}$, respectively. Finally, Table I summarizes the performance of the proposed passive $\Delta\Sigma$ modulator and compares it to state-of-the-art in discrete-time passive and hybrid $\Delta\Sigma$ modulators. Compared to the passive DT designs, our design achieves the best FoM_W and the smallest area, demonstrating the SNDR of 81.1 dB using a second-order CIFB loop filter topology, and at a much lower OSR.

V. CONCLUSION

A second-order passive $\Delta\Sigma$ modulator leveraging on a charge-sharing rotation technique to suppress the inter-stage loading effect within the switched-capacitor loop filter is presented. An independent additional feedback path and an additional stage introducing a zero in the transfer function are added to the 2nd-stage of the passive LPF and optimized through behavioral modeling simulations so as to increase the attenuation of the in-band quantization noise and to improve stability. A pipelining technique is proposed, in which four parallel switched-cap sampling stages are time-interleaved so as to concurrently relax the voltage settling time constraints of internal nodes and improve the modulator power efficiency. With an OSR of 256, the proposed modulator achieves SNDR of 81.1 dB over a signal bandwidth of 80 kHz, while dissipating $101.5 \mu\text{W}$ and occupying 0.059 mm^2 .

ACKNOWLEDGMENT

The authors would like to thank TSMC for chip fabrication. They also thank Viet Anh Nguyen and Jianglin Du for technical discussions, Paulo Vieira for lab assistance, and MCCI for technical support.

APPENDIX

The STF and NTF, expressed by (5) and (6), of the topology shown in Fig. 3a, can be obtained from the charge-redistribution scenarios which take place during different phases. The input information is sampled by C_{S1} during $\Phi 1$. During $\Phi 2$, voltage V_{OUT1} (at the node connecting C_{S1} and C_{H1}) can be expressed as:

$$V_{OUT1}(z) = (1 - \alpha_1)(V_{IN} - Yz^{-1}) + \alpha_1 V_{OUT1}^* z^{-1} \quad (\text{a1})$$

in which $\alpha_1 = \frac{\gamma}{\gamma+1}$ ($\gamma = \frac{C_{H1}}{C_{S1}}$), V_{OUT1}^* is the voltage on the top-plate of C_{H1} at the end of $\Phi 1$, and Y is the output of the modulator.

During the next phase $\Phi 1$, the voltage V_{OUT1}^* , now at the connection node between C_{S2} and C_{H1} , can be expressed as:

$$V_{OUT1}^*(z) = (1 - \alpha^*)(V_{OUT2} - Y)z^{-1} + \alpha^* V_{OUT1} \quad (\text{a2})$$

in which α^* is $\frac{C_{H1}}{C_{S2}+C_{H1}}$, V_{OUT1} is the voltage on the top-plate of C_{H1} at the end of $\Phi 2$. This equation shows that during $\Phi 1$, the voltage at the top-plate of C_{H1} is attenuated by a factor of α^* , and it is also affected by the feedback factor $1 - \alpha^*$ from the 2nd-stage, which is caused by C_{S2} being directly charged with C_{H1} .

During the next phase $\Phi 2$, the voltage V_{OUT2} at the top-plate of C_{H2} can be expressed as:

$$V_{OUT2}(z) = H_2 V_{OUT1}^* \quad (\text{a3})$$

where H_2 is the transfer function of the 2nd-stage integrator. Then, $Y = G \cdot V_{OUT2} + E_Q$, in which E_Q is the quantization noise and G is the gain of the comparator. From these equations, the STF and NTF in (5) and (6) can be derived.

REFERENCES

- [1] A. Pena-Perez, E. Bonizzoni, and F. Maloberti, "A 88-dB DR, 84-dB SNDR very low-power single op-amp third-order $\Sigma\Delta$ modulator," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp. 2107–2218, Sep. 2012.
- [2] L. Qi, S.-W. Sin, S.-P. U, F. Maloberti, and R. P. Martins, "A 4.2-mW 77.1-dB SNDR 5-MHz BW DT 2-1 MASH $\Delta\Sigma$ modulator with multirate opamp sharing," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 10, pp. 2641–2654, Oct. 2017.
- [3] C. Chen, Z. Tan, and M. A. P. Pertijs, "A 1V 14b self-timed zero-crossing-based incremental $\Delta\Sigma$ ADC," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2013, pp. 274–275.
- [4] J.-E. Park, Y.-H. Hwang, and D.-K. Jeong, "A 0.4-to-1 V voltage scalable $\Delta\Sigma$ ADC with two-step hybrid integrator for IoT sensor applications in 65-nm LP CMOS," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 64, no. 12, pp. 1417–1421, Dec. 2017.
- [5] K. Yamamoto and A. Carusone, "A 1-1-1-1 MASH Delta-Sigma modulator with dynamic comparator-based OTAs," *IEEE J. Solid-State Circuits*, vol. 47, no. 8, pp. 1866–1883, Aug. 2012.
- [6] Y. Chae and G. Han, "Low voltage, low power, inverter-based switched-capacitor delta-sigma modulator," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 458–472, Feb. 2009.
- [7] A. Das, R. Hezar, R. Byrd, G. Gomez, and B. Haroun, "A 4th-order 86 dB CT $\Delta\Sigma$ ADC with two amplifier in 90 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2005, pp. 496–498.
- [8] T. Song, Z. Cao, and S. Yan, "A 2.7-mW 2-MHz continuous-time $\Sigma\Delta$ modulator with a hybrid active-passive loop filter," *IEEE J. Solid-State Circuits*, vol. 43, no. 2, pp. 330–341, Feb. 2008.
- [9] R. Yousry, E. Hegazi, and H. F. Ragai, "A third-order 9-bit 10-MHz CMOS $\Delta\Sigma$ modulator with one active stage," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 9, pp. 2469–2482, Oct. 2008.
- [10] J. L. A. de Melo, N. Paulino, and J. Goes, "Continuous-time Delta-Sigma modulators based on passive RC integrators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 11, pp. 3662–3674, Nov. 2018.
- [11] B. Nowacki, N. Paulino, and J. Goes, "A 1V 77 dB-DR 72 dB-SNDR 10 MHz-BW 2-1 MASH CT $\Delta\Sigma$," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2016, pp. 274–275.
- [12] A. Hussain, S. Sin, C. Chan, S. Ben U, F. Maloberti, and R. P. Martins, "Active-passive $\Delta\Sigma$ modulator for high-resolution and low-power applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 1, pp. 364–374, Jan. 2017.
- [13] F. Chen and B. Leung, "A 0.25-mW low-pass passive sigma-delta modulator with built-in mixer for a 10-MHz IF input," *IEEE J. Solid-State Circuits*, vol. 32, no. 6, pp. 774–782, Jun. 1997.
- [14] F. Chen, S. Ramaswamy, and B. Bakaloglu, "A 1.5 V 1 mA 80 dB passive $\Sigma\Delta$ ADC in 0.13 μm digital CMOS process," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2003, pp. 32–33.
- [15] F. Chen, B. Bakaloglu, and S. Ramaswamy, "Design and analysis of a CMOS passive $\Sigma\Delta$ ADC for low power RF transceivers," *Analog Integr. Circuits Signal Process.*, vol. 59, no. 2, pp. 129–141, 2009.
- [16] A. Yeknami, F. Qazi, and A. Alvandpour, "Low-power DT $\Delta\Sigma$ modulators using SC passive filters in 65 nm CMOS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 2, pp. 358–370, Feb. 2014.
- [17] M. Sadollahi and G. C. Temes, "Passive 3rd order Delta-Sigma ADC with VCO-based Quantizer," in *Proc. IEEE 60th Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Aug. 2017, pp. 743–746.
- [18] M. Tohidian, I. Madadi, and R. B. Staszewski, "Analysis and design of a high-order discrete-time passive IIR low-pass filter," *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2575–2587, Nov. 2014.



Qualcomm, Cambridge, U.K. Her current research interests include level-crossing-sampling ADCs, delta-sigma ADCs, and cryogenic circuit design.



subthreshold time-mode ADCs, level-crossing-sampling ADCs, mismatch-calibrated SAR ADCs, and SAR TDCs. During this period, he also worked for six months as an IC Design Intern at Xilinx, Dublin, Ireland. In 2019, he joined Huawei Technologies, Milan, Italy, as an RFIC Designer. He was a recipient of the 2018 IEEE Emilio Gatti and Franco Manfredi Best Ph.D. Thesis Award in Radiation Instrumentation, and of a Marie Skłodowska-Curie European Individual Fellowship (EU-IF) in 2017.



Robert Bogdan Staszewski (M'97–SM'05–F'09) was born in Bialystok, Poland. He received the B.Sc. (*summa cum laude*), M.Sc., and Ph.D. degrees in electrical engineering from The University of Texas at Dallas, Richardson, TX, USA, in 1991, 1992, and 2002, respectively. From 1991 to 1995, he was with Alcatel Network Systems, Richardson, TX, USA, involved in SONET cross-connect systems for fiber optics communications. He joined Texas Instruments Incorporated, Dallas, TX, USA, in 1995, where he was elected Distinguished Member of Technical Staff (limited to 2% of technical staff). From 1995 to 1999, he was involved in advanced CMOS read channel development for hard disk drives. In 1999, he co-started the Digital RF Processor (DRP) Group, Texas Instruments, with a mission to invent new digitally intensive approaches to traditional RF functions for integrated radios in deeply-scaled CMOS technology. He was appointed as a CTO of the DRP Group from 2007 to 2009. In 2009, he joined the Delft University of Technology, Delft, The Netherlands, where currently he holds a guest appointment of Full Professor (*Antoni van Leeuwenhoek Hoogleraar*). Since 2014, he has been a Full Professor with the University College Dublin (UCD), Dublin, Ireland. He has authored or coauthored five books, seven book chapters, 280 journal and conference publications, and holds 180 issued US patents. His research interests include nanoscale CMOS architectures and circuits for frequency synthesizers, transmitters, and receivers, as well as quantum computers. He has been a TPC member of ISSCC, RFIC, ESSCIRC, ISCAS, and RFIT. He is the TPC Chair of 2019 ESSCIRC in Krakow, Poland. He was a recipient of the 2012 IEEE Circuits and Systems Industrial Pioneer Award.