Jitter Minimization in Digital PLLs with Mid-Rise TDCs | IEEE Journals & Magazine | IEEE Xplore