Power-Speed Trade-Offs in Design of Scaled FET Circuits Using C/IDS Methodology | IEEE Journals & Magazine | IEEE Xplore