A Bias-Current-Free Fractional-N Hybrid PLL for Low-Voltage Clock Generation | IEEE Journals & Magazine | IEEE Xplore