Dual-Sampling Skewed CMOS Design for Soft-Error Tolerance | IEEE Journals & Magazine | IEEE Xplore