Multiple Threshold Voltage Design Scheme for CMOS Tapered Buffers | IEEE Journals & Magazine | IEEE Xplore