Corrections to “VLSI Design of Diminished-One Modulo - Adder Using Circular Carry Selection” [Sep 08 897-901] | IEEE Journals & Magazine | IEEE Xplore