A Leakage-Compensated PLL in 65-nm CMOS Technology | IEEE Journals & Magazine | IEEE Xplore