Delay Estimation and Sizing of CMOS Logic Using Logical Effort With Slope Correction | IEEE Journals & Magazine | IEEE Xplore