Exploiting Parity Computation Latency for On-Chip Crosstalk Reduction | IEEE Journals & Magazine | IEEE Xplore