A Fast ULV Logic Synthesis Flow in Many-- CMOS Processes for Minimum Energy Under Timing Constraints | IEEE Journals & Magazine | IEEE Xplore