Efficient Decoder Architecture for Single Block-Row Quasi-Cyclic LDPC Codes | IEEE Journals & Magazine | IEEE Xplore