A Method to Design Single Error Correction Codes With Fast Decoding for a Subset of Critical Bits | IEEE Journals & Magazine | IEEE Xplore

A Method to Design Single Error Correction Codes With Fast Decoding for a Subset of Critical Bits


Abstract:

Single error correction (SEC) codes are widely used to protect data stored in memories and registers. In some applications, such as networking, a few control bits are add...Show More

Abstract:

Single error correction (SEC) codes are widely used to protect data stored in memories and registers. In some applications, such as networking, a few control bits are added to the data to facilitate their processing. For example, flags to mark the start or the end of a packet are widely used. Therefore, it is important to have SEC codes that protect both the data and the associated control bits. It is attractive for these codes to provide fast decoding of the control bits, as these are used to determine the processing of the data and are commonly on the critical timing path. In this brief, a method to extend SEC codes to support a few additional control bits is presented. The derived codes support fast decoding of the additional control bits and are therefore suitable for networking applications.
Published in: IEEE Transactions on Circuits and Systems II: Express Briefs ( Volume: 63, Issue: 2, February 2016)
Page(s): 171 - 175
Date of Publication: 28 September 2015

ISSN Information:


Contact IEEE to Subscribe

References

References is not available for this document.