A Multi-Chain Merged Tapped Delay Line for High Precision Time-to-Digital Converters in FPGAs | IEEE Journals & Magazine | IEEE Xplore