An Efficient Post-Processor for Lowering the Error Floor of LDPC Codes | IEEE Journals & Magazine | IEEE Xplore