DTU Library

## Systematic Synthesis of Step-Down Switched-Capacitor Power Converter Topologies

Larsen, Dennis Øland; Vinter, Martin; Jørgensen, Ivan Harald Holger

Published in:
I E E E Transactions on Circuits and Systems. Part 2: Express Briefs

Link to article, DOI:
10.1109/TCSII.2019.2909442

Publication date:
2019

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):
Larsen, D. Ø., Vinter, M., \& Jørgensen, I. H. H. (2019). Systematic Synthesis of Step-Down Switched-Capacitor Power Converter Topologies. I E E E Transactions on Circuits and Systems. Part 2: Express Briefs, 66(5), 863867. https://doi.org/10.1109/TCSII.2019.2909442

[^0]
# Systematic Synthesis of Step-Down Switched-Capacitor Power Converter Topologies 

Dennis Øland Larsen, Member, IEEE, Martin Vinter, and Ivan Jørgensen, Member, IEEE,


#### Abstract

In this paper an algorithm for finding two-phase step-down switched-capacitor converter topologies is presented. The output stage is considered as a number of nodes, namely ground, input, output, and the top and bottom plates of the capacitors. Finding all switch placements between these nodes yields a complete database of possible topology implementations. The algorithm is applied for the case of one to four flying capacitors. This result is useful in the design of multi-topology gearbox output stages where several topologies are implemented. Having a database of all possible implementations allows for designing optimal output stages based on a number of possible performance metrics. All parts of the synthesis method is automated. In the case of four flying capacitors a total of $\mathbf{8 . 4 0}$ billion topologies are found.


Index Terms-dc-dc converter, switched capacitor converter, switched-mode power supply, topology synthesis

## I. Introduction

SWITCHED-CAPACITOR converters (SCCs) rely on charging and discharging capacitors by periodically switching between a number of operating phases. The specific capacitor interconnection in the different phases, called a topology, gives rise to a certain ideal voltage conversion ratio $M$. The attainable values of $M$ depend on the number of flying capacitors $N_{c f l y}$. In [1] it was shown that given $k=N_{c f l y}+1$, $M$ has the following bounds for two-phase converters (here disregarding negative conversion ratios):

$$
\begin{equation*}
M=\frac{1 \leq P \leq F_{k}}{1 \leq Q \leq F_{k}} \tag{1}
\end{equation*}
$$

where $P$ and $Q$ are integers and $F_{k}$ is the k'th Fibonacci number. This fraction limits both the voltage conversion ratio $\mathrm{VCR}=V_{\text {out }} / V_{\text {in }}<M$ and the efficiency $\eta<\mathrm{VCR} / M$. These two limitations call for using multi-topology output stages, also called gearboxes, in applications where the VCR varies across a wide range such as battery-powered applications [2]-[9], energy harvesting [10], and dynamic voltage scaling for multi-core processors [11]. Each gear, with an ideal voltage conversion ratio $M$, requires switches to implement a certain interconnection of the capacitors, and the combined multi-topology output stage consists of the union of the switches required for each topology. An unconnected output stages is depicted in Fig. 1.

[^1]

Fig. 1. An unconnected SCC output stage with each node named $n_{0}, n_{1}, \ldots, n_{m}$. The objective of this work is to find all possible topology implementations by generating all valid switch combinations. An output filtering capacitor is connected to $V_{\text {out }}$ but not shown.

The problem of synthesizing topologies with any $M$ has been addressed in [12]-[16]. The prior art methods can be grouped in two. One is the synthesis based on canonical forms where a predefined switch structure is repeated for each flying capacitors [12], [13], [15], [16]. The other approach is the iterative algorithm in [14]. The first method, based on canonical forms, has the advantage of a fixed structure that is easily extended to a large number of flying capacitors. The second approach, the iterative algorithm, is more general as it does not assume a pre-defined switch placement. However, the rules for iteratively adding capacitors either in series with a terminal or parallel to the entire previous capacitor configuration excludes some topologies, such as the ladder converter, from being synthesized with this approach. An automated approach for synthesizing topologies that does not rely on a pre-defined interconnection structure or designerinput, such as assigning capacitor polarity by inspection [14], would allow for systematic design of both single-topology and gearbox output stages.

In this work we propose an algorithm for systematically finding all possible step-down topologies. The algorithm is applied to the cases of one to four flying capacitors. In the following, an overview of the method is given, followed by a description of each of its parts using a $1 / 3$ with two flying capacitors as a vehicle for the method development. Finally, an example case of synthesizing a $1 / 8$ converter is given and compared with prior art.

## II. Overview of Proposed Synthesis Method

The presented method has three parts as described in the following:

- Part A: Capacitor interconnection generation
- A list of all possible switch placements is build
- Part B: Invalid interconnection removal
- Invalid interconnections are removed based on a set of constraints using adjacency matrices
- Part C: Capacitor interconnection combination
- All combinations of two capacitor interconnections from the list generated in Part A-B are tested
- The combination of two capacitor interconnections is denoted a candidate topology
- Each candidate topology is stored in the database if it implements a valid SCC circuit.
The following constraints are imposed in Part B to reduce the number of capacitor interconnections combinations to be tested in Part C: (i)

1) Capacitor voltages are positive: $V_{c f l y, i}>0$
2) Capacitor positive terminals are not connected to $V_{s s}$
3) Capacitor negative terminals are not connected to $V_{i n}$
4) Only a single switch can connect two nodes

The solutions with $V_{c f l y, i}<0$ can be generated by reversing the capacitor terminals but in this study such solutions are considered redundant. Constraints (ii) and (iii) were imposed to avoid having nodes in the output stage with a voltage below $V_{s s}$ or above $V_{i n}$. For bulk CMOS implementations having a node $V_{n, i}<V_{s s}$ would forward-bias the body diode of any transistor connected to node $n_{i}$. Constraint (iv) were imposed to avoid parallel switches.

## III. Topology Synthesis

## A. Capacitor Interconnection Generation

A two-phase SCC topology is defined as two distinct interconnections of the flying capacitors and the three external terminals: $V_{s s}, V_{o u t}$, and $V_{\text {in }}$ (see Fig. 1). In this section, all the capacitor interconnections that could potentially be part of a two-phase topology are found. A compact switch terminal assignment notation is adopted, which alleviates the algorithmic generation of all possible interconnections.

Each flying capacitor is considered to have a switch connected to its top and bottom node. The other terminal of each of these switches is connected to another node in the output stage. The case for $N_{c f l y}=2$ is shown in Fig. 2a. The next step is to choose where to connect the other terminal of each of the switches connected to the capacitor terminals. The valid nodes a switch can be connected to are listed in curly-braces next to each unconnected switch terminal in Fig. 2a. In the following we denote the switches as "the $n_{x}$ switch" for the switch connected to the capacitor terminal node $n_{x}$ (i.e. $n_{3}$, $n_{4}, n_{5}$, or $n_{6}$ ). The $n_{3}$ switch (top left in Fig. 2a) can be connected to any of the nodes $\left\{n_{1}, n_{2}, n_{5}, n_{6}\right\}$. It cannot be connected to $n_{0}$ as this would make $V_{n 4}<V_{s s}$ as $V_{c f l y, 1}>0$, and $n_{3}$ and $n_{4}$ are excluded as this would either short $C_{f l y, 1}$, resulting in $V_{c f l y, 1}=0$, or having both terminals of the switch connected to the same node.

The two capacitor interconnections used in a $1 / 3$ topology are shown in Fig. 2b-c as an example. Under each capacitor interconnection is listed the interconnection list $S_{p h}$. The entries in this list are the node numbers of the nodes that
each of the switches are connected to. The first entry is the $n_{3}$ switch connection, followed by the $n_{4}$ switch connection and so forth. In summary, the list $S_{p h}$ has the following entries for the case of $N_{c f l y}=2$ :

$$
\begin{gather*}
S_{p h}=\left[X_{n 3}, X_{n 4}, X_{n 5}, X_{n 6}\right]  \tag{2}\\
X_{n 3} \in\{1,2,5,6\}, \quad X_{n 4} \in\{0,1,5,6\} \\
X_{n 5} \in\{1,2,3,4\}, \quad X_{n 6} \in\{0,1,3,4\}
\end{gather*}
$$

All capacitor interconnections can then be generated by choosing all combinations of these entries. The number of switch connections to make is equal to the number of capacitor terminals $2 N_{c f l y}$. Each switch can be connected to two of the three external nodes ( $V_{s s}, V_{\text {out }}, V_{\text {in }}$ ), along with any of the capacitor terminals except the terminals of the capacitor that the switch is already connected to $2\left(N_{c f l y}-1\right)+2=2 N_{c f l y}$. The total number of capacitor interconnections is therefore:

$$
\begin{equation*}
N_{p h}=\left(2 N_{c f l y}\right)^{2 N_{c f l y}} \tag{3}
\end{equation*}
$$

Any overlapping switches in the generated $S_{p h}$ lists are removed. The case in Fig. 2b was e.g. generated as $S_{p h}=$ [ $2,5,4,1]$ but as both the second and third entry represents a switch from $n_{4}$ to $n_{5}$, the last entry is replaced with -1 representing "no switch" (see the switch crossed out in Fig. 2b).

## B. Invalid Interconnection Removal

The outcome of this part is a number of capacitor interconnections lists $N_{p h}$. In Part C of the method, the total number of combinations to test is given by the binomial coefficient, i.e. every possible way of choosing two capacitor interconnections from the list of $N_{p h}$ possibilities:

$$
\begin{equation*}
N_{\text {candidates }}=\binom{N_{p h}}{2}=\frac{N_{p h}!}{2!\left(N_{p h}-2\right)!}=\frac{N_{p h}^{2}-N_{p h}}{2} \tag{4}
\end{equation*}
$$

This is potentially a very large number of combinations and it is therefore desirable to rule out as many capacitor interconnections as possible in Part B.

To systematically remove invalid capacitor interconnections, the output stage is considering as an undirected graph $G$ having nodes $n_{0}, n_{1}, \ldots n_{m}$, where $m=2 N_{c f l y}+2$, and each switch representing an edge in $G$. The adjacency matrix is then a symmetric $(m+1) \times(m+1)$ matrix $\mathbf{A}_{\text {adj }}$ where each entry $a_{i j}=a_{j i}=1$ if node $n_{i}$ is connected to node $n_{j}$ by a switch. All other entries are zero. For the capacitor interconnection in Fig. 2c, the adjacency matrix is:

$$
\mathbf{A}_{\mathbf{a d j}, \mathbf{p} \mathbf{2}}=\left[\begin{array}{ccccccc}
0 & 0 & 0 & 0 & 1 & 0 & 1  \tag{5}\\
0 & 0 & 0 & 1 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 & 0
\end{array}\right]
$$

The first row of and column of $\mathbf{A}_{\text {adj }}$ represents the connections to and from $n_{0}$ (as it is an undirected graph). Similarly, the second row is connections to $n_{1}$ and so forth. From the


Fig. 2. Output stage with $N_{c f l y}=2$ with (a) a switch for each capacitor terminal showing the list of valid connections of each. An example capacitor interconnection for a $1 / 3$ topology in (b) for phase 1 and in (c) for phase 2 . Below each capacitor interconnection in (b) and (c) are the switch terminal assignment lists $S_{p 1}$ and $S_{p 2}$.
first row and column in (5) we e.g. see that $n_{0}$ is connected to $n_{4}$ and $n_{6}$, which agrees with Fig. 2c.

The powers of the adjacency matrix can be used to find walks between any nodes in the graph. It can be shown that the $(i, k)^{t h}$ entry $a_{i j}^{k}$ of $\mathbf{A}_{\mathbf{a d j}}{ }^{k}$ represents the number of walks of length $k$ starting and ending in $n_{i}$ and $n_{j}$, respectively. Using this property, and the fact that only the switches and not capacitors are included as vertices in the graph, allows for detecting if there is any path through the capacitor interconnection that would short-circuit a capacitor, or e.g. connect a top plate to $V_{s s}$. A total of four checks are performed using adjacency matrices:

- Capacitor top plate to $V_{s s}$ or bottom plate to $V_{i n}$
- Anti-parallel capacitor connections (not allowed as $\left.V_{c f l y, i}>0\right)$
- Both ends of a series connection of several capacitor being connected to the same node
- Loops containing only switches

In the case of $N_{c f l y}=4$, the above techniques reduce the number of capacitor interconnections from $N_{p h}=$ $\left(2 N_{c f l y}\right)^{2 N_{c f l y}}=16777216$ to only $N_{p h}=327436$. Using (4) this amounts to a reduction by a factor 2625 in the number of candidate topologies to check in the next step.

## C. Phase combination

A candidate topology is valid if we can find a set of $N_{c f l y}+1$ independent Kirchoff's voltage law (KVL) equations. This allows for solving for the flying capacitor voltages $V_{c f l y, i}, \quad i \in\left\{1,2, . . N_{c f l y}\right\}$ and output capacitor voltage $V_{o u t}$ as a function of $V_{i n}$. To obtain the KVL equations the approach from [17], [18] using node incidence matrices is employed.

The rows of the node incidence matrix $\mathbf{A}_{\text {inc }}$ represent the circuit nodes except $V_{s s}\left(n_{0}\right)$, and each column constitutes the connection of each element in the circuit. The first column is the input, followed by the flying capacitors, the output, and the switches. We set $a_{i j}=1$ of $\mathbf{A}_{\text {inc }}$ if the $j^{\prime} t h$ element has its positive terminal connected to the $i$ 'th node. Conversely, $a_{i j}=-1$ if the negative terminal of the $j$ 'th element is connected to the $i$ 'th node. Finally, $a_{i j}=0$ if the $j$ 'th element is not connected to the $i$ 'th node. The switches are chosen to
have the positive terminal connected to the capacitor terminal. We partition $\mathbf{A}_{\text {inc }}$ in a sub-matrix consisting of the input, capacitors and output, $\mathbf{A}_{\mathbf{i n c}, \mathbf{c}}$, and another containing the switches $\mathbf{A}_{\text {inc, }, \mathbf{r}}$

$$
\mathbf{A}_{\mathbf{i n c}}=\left[\begin{array}{ll}
\mathbf{A}_{\mathbf{i n c}, \mathbf{c}} & \mathbf{A}_{\mathbf{i n c}, \mathbf{r}} \tag{6}
\end{array}\right] .
$$

The capacitors are connected to the same nodes in each phase, i.e. the $\mathbf{A}_{\text {inc,c }}$ is equal for both phases. A different set of switches are active on each phase resulting in an $\mathbf{A}_{\text {inc,r }}$ matrix for each phase. For the capacitor interconnection in Fig. 2b, the following node incidence matrix is obtained:

$$
\mathbf{A}_{\mathbf{i n c}, \mathbf{p} \mathbf{1}}=\left[\begin{array}{ccccccc}
0 & 0 & 0 & 1 & 0 & 0 & -1  \tag{7}\\
1 & 0 & 0 & 0 & -1 & 0 & 0 \\
0 & 1 & 0 & 0 & 1 & 0 & 0 \\
0 & -1 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & 1 & 0 & 0 & -1 & 0 \\
0 & 0 & -1 & 0 & 0 & 0 & 1
\end{array}\right]
$$

where the first four columns are $\mathbf{A}_{\mathbf{i n c}, \mathbf{c}}$ and the last three are $\mathbf{A}_{\mathbf{i n c}, \mathbf{r 1}}$ (one column for each switch). Referring to Fig. 2b we see that the first column shows that the input is connected to $n_{2}$, the second column shows that $C_{f l y, 1}$ is connected to $n_{3}$ and $n_{4}$, the third columns that $C_{f l y, 2}$ is connected to $n_{5}$ and $n_{6}$, and fourth column that the output is connected to $n_{1}$.

For phase 2 of the example $1 / 3$ topology (Fig. 2c) we have:

$$
\mathbf{A}_{\mathbf{i n c}, \mathbf{p} \mathbf{2}}=\left[\begin{array}{cccccccc}
0 & 0 & 0 & 1 & -1 & 0 & -1 & 0  \tag{8}\\
1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 \\
0 & -1 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\
0 & 0 & -1 & 0 & 0 & 0 & 0 & 1
\end{array}\right]
$$

Next, the KVL equations are found by obtaining a basis for the null space (kernel) of $\mathbf{A}_{\text {inc, p1 }}$ and $\mathbf{A}_{\text {inc,p2 }}$ [17], [18]. Practically, this is done by Gauss-Jordan elimination and possible columns re-ordering. The resulting KVL equations on matrix-form for the two phases are:

$$
\begin{align*}
\mathrm{KVL}_{p h 1} & =\left[\begin{array}{lllllll}
-1 & 1 & 1 & 1 & -1 & 1 & 1
\end{array}\right] \mathbf{V}_{\text {comp }}=0  \tag{9}\\
\mathrm{KVL}_{p h 2} & =\left[\begin{array}{llllcccc}
0 & 1 & 0 & -1 & -1 & 1 & 0 & 0 \\
0 & 0 & 1 & -1 & 0 & 0 & -1 & 1
\end{array}\right] \mathbf{V}_{\text {comp }}=0 \tag{10}
\end{align*}
$$

TABLE I
NUMBER OF VALID TOPOLOGIES

| $N_{\text {cfly }}$ | 1 | 2 | 3 | 4 |
| :---: | :---: | :---: | :---: | :---: |
| $N_{\text {topol }}$ | 2 | 542 | $1.12 \times 10^{6}$ | $8.40 \times 10^{9}$ |

where $\mathbf{V}_{\text {comp }}$ is the component voltage vector:
$\mathbf{V}_{\text {comp }}=\left[\begin{array}{lllllll}V_{i n} & V_{c f l y, 1} & V_{c f l y, 2} & V_{o u t} & V_{s w 1, p x} & \ldots & V_{s w n, p x}\end{array}\right]^{\mathrm{T}}$,
Writing e.g. (9) as an equation yields:
$-V_{\text {in }}+V_{c f l y, 1}+V_{c f l y, 2}+V_{o u t}-V_{s w 1, p 1}+V_{s w 2, p 1}+V_{s w 4, p 1}=0$
A valid SCC topology will have zero voltage-drop across the switches in the unloaded steady-state case. Furthermore, the capacitor voltages should be equal in each phase. A set of three KVL equations in four variables [ $V_{i n}, V_{c f l y, 1}, V_{c f l y, 2}, V_{o u t}$ ] from the first four columns of (9) and (10) are then found:

$$
\mathrm{KVL}_{c}=\left[\begin{array}{cccc}
-1 & 1 & 1 & 1  \tag{13}\\
0 & 1 & 0 & -1 \\
0 & 0 & 1 & -1
\end{array}\right]
$$

The system of equations can be solved as a function of $V_{i n}$ by setting $V_{i n}=1$. The resulting system to solve is:

$$
\left[\begin{array}{lll}
0 & 0 & -3  \tag{14}\\
1 & 0 & -1 \\
0 & 1 & -1
\end{array}\right] \mathbf{V}_{\mathbf{x}}+\left[\begin{array}{c}
-1 \\
0 \\
0
\end{array}\right] V_{i n}=0
$$

The solution to this is:

$$
\mathbf{V}_{\mathbf{x}}=\left[\begin{array}{lll}
V_{c f l y, 1} & V_{c f l y, 2} & V_{o u t}
\end{array}\right]^{\mathrm{T}}=\left[\begin{array}{lll}
1 / 3 & 1 / 3 & 1 / 3 \tag{15}
\end{array}\right]^{\mathrm{T}},
$$

i.e. the capacitor voltages and $V_{\text {out }}$ are all equal to a third of $V_{i n}$ as expected for the $1 / 3$ topology in Fig. 2b-c. The above process of generating node incidence matrices, finding KVL equations from the null space, and solving the KVL equations as a function of $V_{i n}$, is performed for all combinations of capacitor interconnections that were generated in Part A and B of the algorithm.

The number of entries in the result databases for one to four flying capacitors are listed in Table I.

## IV. Example: Synthesis of $1 / 8$ topology

To show an example usage of the obtained database, a $1 / 8$ topology is synthesized using four $C_{f l y}$, and the results compared to the Fibonacci canonical form in [12]. To compare, we consider the sum of square charge flow vectors

$$
\begin{equation*}
K_{S S L}=\sum_{i=1}^{N_{c f l y}} a_{c, i}^{2}, \quad K_{F S L}=2 \sum_{i=1}^{N_{s w}} a_{r, i}^{2} \tag{16}
\end{equation*}
$$

and the maximum capacitor steady-state voltages. Using the canonical form, three possible implementations of the $1 / 8$ topology is found. All three have the same charge flow vector sums:

$$
\begin{equation*}
K_{S S L, \text { canon }}=0.234, \quad K_{F S L, \text { canon }}=2.19 \tag{17}
\end{equation*}
$$



Fig. 3. Histogram of the sum of squared switch charge flow elements for 33489 topologies having $M=1 / 8$.

Of the three solutions, one has a maximum absolute capacitor voltage of $(5 / 8) V_{i n}$, and the other two $(3 / 8) V_{i n}$.
Next, the 33489 topologies having $M=1 / 8$ from the generated database are compared. They all have $K_{S S L}=0.234$, i.e. that same as the canonical result. A histogram of the $K_{F S L}$ values are shown in Fig. 3. A total of 108 topologies have the lowest $K_{F S L}=1.44$, of which 52 have a maximum capacitor voltage of $(3 / 8) V_{i n}$. An example of this has the following switch terminal assignments:
$S_{p 1}=[2,9,7,0,10,1,-1,-1], \quad S_{p 2}=[5,0,9,1,1,0,-1,0]$
An steady state capacitor voltages $[3 / 8,2 / 8,1 / 8,3 / 8] V_{i n}$.

## V. Topology Analysis

The previous section shows an example of how the automated synthesis of topologies can be used for designing a specific switched capacitor topology. The fast switching limit and slow switching limit metrics are based on the charge flow analysis and ideal transformer model from [19]. More detailed modeling of switched capacitor topologies using state space methods have also been presented. State space modeling is used in [20] for performance analysis, for controller design in [21], for a fully-integrated converter using deep trench capacitors in [3], in [22] a model was developed for complex topologies and verified experimentally, and in [18] and automated state model generator was presented. Finally, in the book chapter [23, Ch. 13] a comprehensive list of converter parameters for comparing topologies is given.

The presented method presented in this paper for synthesizing switched capacitor topologies and the corresponding database of topologies serves as the input for these analysis methods for comparing the performance of each topology based on the specific parameters of the devices available in the specific design case.

## VI. Conclusion

An algorithm for finding all possible step-down converter topologies was developed. A total of 2, 542, 1.12 million, and 8.40 billion topologies was found for one to four flying capacitors. Knowing all ways an ideal voltage conversion ratio $M$ can be implemented, allows for finding optimal designs by considering e.g. the maximum operating voltages of the switches and capacitors used in a design. As an example, a

1/8 topology was synthesized using four flying capacitors and compared with the Fibonacci canonical synthesis. A total of 33489 implementations of the $1 / 8$ topology was found, of which 52 had $34.2 \%$ lower sum of squared switch charge flow vector elements while other performance metrics were equal to the result of using the prior art synthesis method. The algorithm is best suited for a low number of flying capacitors due to the rapidly growing solution space.

## REFERENCES

[1] M. Makowski, "Realizability conditions and bounds on synthesis of switched-capacitor DC-DC voltage multiplier circuits," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 44, no. 8, pp. 684-691, 1997.
[2] T. Van Breussegem and M. Steyaert, "A fully integrated gearbox capacitive DC/DC-converter in 90 nm CMOS: Optimization, control and measurements," 2010 IEEE 12th Workshop on Control and Modeling for Power Electronics, COMPEL 2010, pp. 1-5, jun 2010.
[3] T. M. Andersen, F. Krismer, J. W. Kolar, T. Toiff, C. Menolfi, L. Kull, T. Morf, M. Kossel, M. Brandli, P. Buchmann, and P. A. Francese, "A deep trench capacitor based $2: 1$ and 3:2 reconfigurable on-chip switched capacitor DC-DC converter in 32 nm SOI CMOS," Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC, no. Apec, pp. 1448-1455, mar 2014.
[4] H. P. Le, M. Seeman, S. R. Sanders, V. Sathe, S. Naffziger, and E. Alon, "A 32 nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering $0.55 \mathrm{~W} / \mathrm{mm} 2$ at $81 \%$ efficiency," in Digest of Technical Papers - IEEE International Solid-State Circuits Conference, vol. 53. IEEE, feb 2010, pp. 210-211.
[5] L. Su and D. Ma, "Monolithic reconfigurable SC power converter with adaptive gain control and on-chip capacitor sizing," 2010 IEEE Energy Conversion Congress and Exposition, ECCE 2010 - Proceedings, pp. 2713-2717, sep 2010.
[6] S. Bang, A. Wang, B. Giridhar, D. Blaauw, and D. Sylvester, "A fully integrated successive-approximation switched-capacitor DC-DC converter with 31 mV output voltage resolution," Digest of Technical Papers - IEEE International Solid-State Circuits Conference, vol. 56, pp. 370-371, feb 2013.
[7] A. D. Grasso, G. Palumbo, and S. Pennisi, "Switched-Capacitor Power Management IC for Autonomous IoT node," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 7747, no. c, pp. 1-1, 2018.
[8] C. L. Wei, C. H. Wu, L. Y. Wu, and M. H. Shih, "An integrated step-up/step-down DCDC converter implemented with switched-capacitor circuits," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 10, pp. 813-817, oct 2010.
[9] F. Su and W.-h. Ki, "Component-Efficient Multiphase SwitchedCapacitor DC - DC Converter With Configurable Conversion Ratios for LCD Driver Applications," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 55, no. 8, pp. 753-757, 2008.
[10] S. Mondal and R. Paily, "An Efficient On-Chip Switched-CapacitorBased Power Converter for a Microscale Energy Transducer," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 63, no. 3, pp. 254-258, 2016.
[11] T. Sai, Y. Yamauchi, H. Kando, T. Funaki, T. Sakurai, and M. Takamiya, " $2 / 3$ and $1 / 2$ Reconfigurable Switched Capacitor DC-DC Converter with $92.9 \%$ Efficiency at $62 \mathrm{~mW} / \mathrm{mm}^{\wedge} 2$ Using Driver Amplitude Doubler," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 0402, no. c, pp. 1-1, 2017.
[12] M. S. Makowski, "A canonical switched capacitor DC-DC converter," 2014 IEEE 15th Workshop on Control and Modeling for Power Electronics, COMPEL 2014, 2014.
[13] M. S. Makowski and A. Kushnerov, "Canonical switched capacitor converters. Comments, complements, and refinements," in 2017 European Conference on Circuit Theory and Design (ECCTD). IEEE, sep 2017, pp. 1-4.
[14] R. Karadi, "Synthesis of switched-capacitor power converters: An iterative algorithm," 2015 IEEE 16th Workshop on Control and Modeling for Power Electronics, COMPEL 2015, pp. 3-6, 2015.
[15] Oi-Ying Wong, Wing-Shan Tam, Chi-Wah Kok, and Hei Wong, "Design strategy for 2-phase switched capacitor charge pump," in APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems, vol. 1. IEEE, nov 2008, pp. 1328-1331.
[16] Chi-Wah Kok, Oi-Ying Wong, Wing-Shan Tam, and Hei Wong, "Design strategy for two-phase switched capacitor step-up charge pump," in 2009 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC). IEEE, dec 2009, pp. 423-428.
[17] O. Wasynczuk and S. D. Sudhoff, "Automated state model generation algorithm for power circuits and systems," IEEE Transactions on Power Systems, vol. 11, no. 4, pp. 1951-1956, 1996.
[18] J. M. Henry and J. W. Kimball, "Switched-capacitor converter state model generator," IEEE Transactions on Power Electronics, vol. 27, no. 5, pp. 2415-2425, 2012.
[19] M. D. Seeman and S. R. Sanders, "Analysis and Optimization of Switched-Capacitor DC-DC Converters," Power Electronics, IEEE Transactions on, vol. 23, no. 2, pp. 841-851, 2008.
[20] M. K. Alam and F. H. Khan, "State space modeling and performance analysis of a multilevel modular switched-capacitor converter using pulse dropping switching technique," Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC, pp. 1753-1758, mar 2013.
[21] T. Souvignet and B. Allard, "A Simple Approach to a Linear Control of Switched Capacitor DC-DC Converters in System-on-Chip," Control and Modeling for Power Electronics (COMPEL), vol. 203, 2014.
[22] J. M. Henry and J. W. Kimball, "Practical performance analysis of complex switched-capacitor converters," IEEE Transactions on Power Electronics, vol. 26, no. 1, pp. 127-136, 2011.
[23] A. Baschirotto, P. Harpe, and K. A. Makinwa, Wideband Continuoustime $\Sigma \Delta$ ADCs, Automotive Electronics, and Power Management, 2016.


[^0]:    General rights
    Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

    - Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
    - You may not further distribute the material or use it for any profit-making activity or commercial gain
    - You may freely distribute the URL identifying the publication in the public portal

    If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

[^1]:    D. Larsen is with the Department of Electrical Engineering, Technical University of Denmark, 2800 Kongens Lyngby, Denmark, and has been with GN Hearing a/s, 2750 Ballerup, Denmark (e-mail: deno@elektro.dtu.dk).
    M. Vinter is with GN Hearing a/s, 2750 Ballerup, Denmark.
    I. Jørgensen is with the Department of Electrical Engineering, Technical University of Denmark. This work is partly funded by the Innovation Fund Denmark.

