A Hybrid Pipelined Architecture for High Performance Top-K Sorting on FPGA | IEEE Journals & Magazine | IEEE Xplore