Logic Obfuscation Through Enhanced Threshold Voltage Defined Logic Family | IEEE Journals & Magazine | IEEE Xplore