A Robust Hardened Latch Featuring Tolerance to Double-Node-Upset in 28nm CMOS for Spaceborne Application | IEEE Journals & Magazine | IEEE Xplore