

Oscillator Flicker Phase Noise: A Tutorial

Yizhe Hu^{ID}, Member, IEEE, Teerachot Siriburanon^{ID}, Senior Member, IEEE,
and Robert Bogdan Staszewski^{ID}, Fellow, IEEE
(Invited Paper)

Abstract—A deep understanding of how to reduce flicker phase noise (PN) in oscillators is critical in supporting ultra-low PN frequency generation for the advanced communications and other emerging high-speed applications. Unfortunately, the current literature is either full of conflicting theories and ambiguities or too complex in mathematics, hiding the physical insights. In this brief, we comprehensively review the evolution of flicker noise upconversion theories and clarify their controversial and confusing parts. Two classes of such upconversion mechanisms in voltage-biased *LC*-tank oscillators (nMOS-only and complementary) are specifically compared and numerically verified using a commercial simulation model of 28-nm CMOS. We identify that non-resistive terminations of both 2nd and 3rd harmonic currents contribute to oscillation waveform asymmetries that lead to the flicker noise upconversion. Further, we discuss three $1/f^3$ PN reduction mechanisms: waveform shaping, narrowing of conduction angle, and gate-drain phase shift.

Index Terms—Flicker noise up-conversion, flicker phase noise reduction, impulse sensitivity function (ISF), cross-coupled oscillators, complementary oscillators, class-C, gate-drain phase shift.

I. INTRODUCTION

AS THE CMOS technology advances, the flicker ($1/f$) noise upconversion in oscillators has become a serious issue due to the increasingly worsening intrinsic $1/f$ noise in MOS transistors, especially in FinFETs [1] and FD-SOI [2]. At the same time, the emerging applications of 5G/6G wireless communications [3]–[13], high-speed wire-line links [14], [15], and quantum computing [16]–[18] all rely on frequency sources of ultra-low phase noise (PN). Thus, a deep understanding of flicker noise upconversion and ensuing reduction mechanisms in oscillators is highly desired.

In contrast to thermal phase noise (PN), which has been well studied since 1966 [19]–[26], the flicker phase noise theory was not effectively developed [27] until the impulse sensitivity function (ISF) was introduced by Hajimiri and Lee in 1998 [28], [29]. The ISF theory suggests that a *symmetric* oscillating waveform would suppress any flicker noise from up-converting. As an example, by adding more delay stages to a ring oscillator, while maintaining its oscillating frequency,

Manuscript received November 2, 2020; revised November 23, 2020; accepted December 4, 2020. Date of publication December 8, 2020; date of current version January 29, 2021. This work was supported in part by Science Foundation Ireland under Grant 14/RP/I2921, and in part by Microelectronic Circuits Centre Ireland. This brief was recommended by Associate Editor E. Bonizzoni. (Corresponding authors: Yizhe Hu; Teerachot Siriburanon.)

The authors are with the School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, D04 V1W8 Ireland (e-mail: yhu@ucd.ie; teerachot.siriburanon@ucd.ie).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TCSII.2020.3043165>.

Digital Object Identifier 10.1109/TCSII.2020.3043165




Fig. 1. Flicker noise upconversion mechanisms in (a) tail current-biased VCO and (b) voltage-biased DCO with digitally controlled tail-resistors.

the intrinsic asymmetry in *RC*-induced rising and falling edges can be mitigated through sharpening of these edges, thus reducing the flicker, $1/f^3$, PN [30]–[32]. Nevertheless, the theory was silent on *how* to achieve that symmetric oscillation waveform in *LC*-tank oscillators. In a somewhat surprising twist, we demonstrate in this brief that the waveform symmetry is not the only way to suppress the flicker noise upconversion.

The early study of $1/f$ noise upconversion in *LC*-tank oscillators was focused on current-biased VCOs [see Fig. 1(a)], in which the tail current source transistor, M_{tail} , is inserted to enhance the robustness against process, voltage and temperature (PVT) variations. Two types of $1/f^3$ PN mechanisms dominate: 1) frequency perturbation due to the large, thus sensitive, tuning-tank varactors, C_{var} , and non-linear parasitic capacitance of connected devices (e.g., $M_{1/2}$); 2) instantaneous phase perturbation due to an injection of flicker current noise into the tank directly from the cross-coupled pair, $M_{1/2}$, or indirectly from the tail current source, M_{tail} , via $M_{1/2}$. The former mechanism of AM-FM by C_{var} was well explained in [33]–[35]: both differential-mode (DM) and common-mode (CM) oscillation waveform amplitudes depend on the tail-current and thus are slowly modulated by its $1/f$ current noise. As for the indirect injection of flicker noise from the tail current source, it was analyzed in [36], [37] by a theory based on “Groszkowski effect” [38] (different from the ISF theory). However, it fails to explain the $1/f$ noise upconversion from the cross-coupled pair, and thus may not contribute to a unified theory for all the flicker noise upconversion mechanisms in oscillators.

In recent years, it has become increasingly popular to replace the tail current source with digitally controlled tail-resistors [see Fig. 1(b)], thus removing the $1/f$ noise contribution by M_{tail} while ensuring the PVT robustness [39].




Fig. 2. Test-bench for $I_{1/f,\text{rms}}(t)$ using dc/NOISE engines and a set of discrete waveform points of V_{GS} and V_{DS} within T_0 from PSS simulations.

This also enhances the I_{D} -vs.- V_{G} linearity of $M_{1,2}$ [40], [41], resulting in lower unwanted harmonic currents (e.g., $I_{\text{H}2}, I_{\text{H}3}$ may cause waveform asymmetries). This new class of voltage-biased oscillators can further promote a low-supply operation by removing the tail resistors [42]–[45]. Concurrently, the AM-FM mechanism has also been minimized with the scaling of CMOS technology and the introduction of switched-capacitors ($C_{\text{sw-cap}}$) in both VCOs and digitally controlled oscillators (DCOs) [46], [47]. As a result, this leaves the cross-coupled pair as the only remaining source of the $1/f$ noise upconversion. In this brief, we discuss comprehensively the $1/f$ noise upconversion mechanisms from the cross-coupled pair as well as several $1/f^3$ PN reduction methods using a unified theory framework [47]–[51].

II. FLICKER NOISE UPCONVERSION

A. Nature of Cyclostationary $1/f$ Current Noise

As discussed in [48], the flicker current noise $i_{1/f,\text{cyclo}}(t)$ of a MOS transistor in a maintaining amplifier (e.g., cross-coupled pair $M_{1/2}$ in Fig. 1(b)) is intrinsically at low frequencies $\Delta\omega$ (e.g., $2\pi \times 10$ kHz) but its amplitude is periodically changed (i.e., cyclostationary) within the oscillation waveforms of V_{GS} and V_{DS} with period of T_0 (i.e., $2\pi/\omega_0$, where ω_0 is the resonating frequency). Thus, for $\Delta\omega$,

$$i_{1/f,\text{cyclo}}(t) = \sqrt{2}I_{1/f,\text{rms}}(t) \cdot \cos(\Delta\omega t + \gamma) \quad (1)$$

where $I_{1/f,\text{rms}}(t)$ ¹ is a periodically (T_0) modulated rms value of flicker current noise (unit: $\text{A}/\sqrt{\text{Hz}}$) and γ is an initial random phase. It is quite difficult to give an analytical expression of $I_{1/f,\text{rms}}(t)$ in short-channel devices [1], [2], so it significantly limits quantitative analysis of flicker noise upconversion in advanced CMOS technology. As a remedy, we introduce a test-bench of $I_{1/f,\text{rms}}(t)$ in Fig. 2 to capture its short-channel effects. The corresponding $I_{1/f,\text{rms}}$ at $\Delta\omega$ (using dc/NOISE engines) for a set of waveform points of V_{GS} and V_{DS} within T_0 (from periodic steady-state (PSS) simulation) is sensed by a 0V dc voltage source (i.e., v_{sense}), transferred by a current-controlled voltage source (i.e., ccvs), and then “measured” through a voltage noise (i.e., $V_{\text{out},\text{noise}}$).

With the help of Fig. 3, let us now introduce a thought experiment on how $i_{1/f,\text{cyclo}}(t)$ changes the phase of V_{DS} within T_0 . We first decompose $i_{1/f,\text{cyclo}}(t)$ into impulses

as [52]

$$i_{1/f,\text{cyclo}}(t) = \int_{-\infty}^{\infty} i_{1/f,\text{cyclo}}(\tau) \cdot \delta(t - \tau) d\tau \quad (2)$$

where $\delta(t)$ is the Dirac delta function (i.e., unit impulse) and $i_{1/f,\text{cyclo}}(\tau)$ represents the strength of the impulse, $i_{1/f,\text{cyclo}}(\tau) \cdot \delta(t - \tau)$, at τ . Further, assume such an impulse at t_0 with a positive strength of $i_{1/f,\text{cyclo}}(t_0)$ (i.e., $\sqrt{2}I_{1/f,\text{rms}}(t_0) \cdot \cos(\Delta\omega t_0 + \gamma) > 0$) injecting into a falling slope of the oscillation waveform, see Fig. 3(a). It causes positive ΔV_{DS} due to the positive injected charge, and so the phase of V_{DS} is delayed (i.e., $\Delta\phi < 0$). Since the phase of $i_{1/f,\text{cyclo}}(\tau)$ (i.e., $\Delta\omega\tau + \gamma$) changes very slowly within T_0 (i.e., $\Delta\omega \cdot T_0 \approx 0$), the polarity of the other following impulses within T_0 keeps positive. For example, the impulse at $t_0 + T_0/2$ (i.e., $i_{1/f,\text{cyclo}}(t_0 + T_0/2) \cdot \delta(t - (t_0 + T_0/2))$), still introduces positive ΔV_{DS} at the rising slope of V_{DS} , advancing its phase (i.e., $\Delta\phi > 0$, see Fig. 3(c)). In addition, we observe no phase change for the impulse injection at the bottom (or peak) of V_{DS} (i.e., $\Delta\phi = 0$), see Fig. 3(b). Obviously, the $1/f^3$ PN depends on the net phase change caused by $i_{1/f,\text{cyclo}}(t)$ within the full T_0 . Based on the above physical insights into flicker noise upconversion, the $1/f^3$ PN is derived as [28], [48]

$$\mathcal{L}_{1/f^3}(\Delta\omega) = \left(\frac{1}{2} \cdot \frac{\sqrt{2}}{\Delta\omega T_0} \int_0^{T_0} h_{\text{DS}}(t) \cdot I_{1/f,\text{rms}}(t) dt \right)^2 \quad (3)$$

where $h_{\text{DS}}(t)$ is a non-normalized ISF² (unit: rad/C), describing the phase response of V_{DS} against current impulse perturbations. As per (36) in [28], $h_{\text{DS}}(t)$ is approximately proportional to the derivative of V_{DS} , i.e., extreme during the mid-transitions of V_{DS} and null at its peak/bottom. Interestingly, it also suggests that “waveforms with larger slope show a smaller peak in the ISF function”. In other words, sharper edges in V_{DS} are more robust to noise, while its less steep edges (also implying longer noise exposure time) are more vulnerable to noise. Thus, for asymmetric rising and falling edges of V_{DS} , $i_{1/f,\text{cyclo}}(t)$ might cause smaller phase change during sharper transitions (i.e., net phase change $\neq 0$ in one period), leading to the flicker noise upconversion.

B. Origins of Waveform Asymmetries in Oscillators

Two pioneering but obviously conflicting theories about the $1/f$ noise upconversion in voltage-biased oscillators exist in literature. Bonfanti *et al.* [57] claimed that it is caused by a 3rd-harmonic current (i.e., $I_{\text{H}3}$) entering the capacitive path of the LC-tank. However, the effects of 2nd-harmonic current (i.e., $I_{\text{H}2}$) were neglected without further explanation. On the other hand, Shahmohammadi *et al.* [58] suggested the non-resistive terminations of $I_{\text{H}2}$ cause waveform asymmetries, resulting in the $1/f$ noise upconversion, while the effects of $I_{\text{H}3}$ should be regarded as benign (also claimed in [59]). In hindsight, the key difference appears that the former focused on complementary oscillators, while the latter on nMOS-only oscillators.

¹This can be roughly modeled by periodically modulated transconductance G_m and drain current I_{D} ; hence, it mainly depends on V_{GS} around the saturation region of MOS transistor [48].

²The positive sidebands of periodic transfer function (PXF) [53] provide a fast and accurate way to calculate $h_{\text{DS}}(t)$ [49] (see also [54]–[56]).




Fig. 3. Thought experiment: cyclostationary flicker noise, $i_{1/f,\text{cyclo}}(t)$, injecting into the tank at three representative instances: (a) falling slope, (b) bottom, and (c) rising slope of V_{DS} . Polarity of $i_{1/f,\text{cyclo}}(t)$ stays positive but its magnitude is periodically modulated within T_0 (extreme at transition slopes).




Fig. 4. CM return paths in (a) nMOS-only and (b) complementary oscillators.

To solve the conflicts and further gain comparative intuition, the nMOS-only and complementary oscillators are configured as in Fig. 4 with the same LC tank,³ operating frequency, and power consumption. The local decoupling capacitor (modeled by C_{decap} and its parasitic inductance L_{decap}) provides a tight on-chip return path for the CM current (e.g., I_{H2}). As shown in Fig. 4(a) (assuming $L_{\text{decap}} = L_{\text{tail}} = 0$ for now), the CM current from $M_{1/2}$ mainly enters the inductive path of the implicit CM inductance of L_{tank} . However, the CM return path in the complementary oscillator is entirely different. Firstly, there is no implicit CM inductance of L_{tank} in the CM return path. Besides, due to a short physical distance between the local V_{DD} and V_{SS} , the parasitic L_{decap} is nearly zero. By properly sizing the pMOS cross-coupled pair, the CM current generated by the nMOS cross-coupled pair is almost entirely absorbed by the pMOS pair, resulting in an ultra-low CM impedance and almost zero CM voltage.

Simulated performance of two unoptimized oscillators is summarized in Table I. Both suffer from severe $1/f$ noise upconversion ($1/f^3$ PN corner $> 3\text{MHz}$). However, the 2nd-harmonic voltage (i.e., V_{H2}) in the complementary oscillator is an order-of-magnitude smaller than its 3rd harmonic voltage (i.e., V_{H3}), while V_{H2} in the nMOS-only oscillator dominates over V_{H3} . Hence, it is obvious that the harmonic compositions that degrade the waveform symmetry and $1/f^3$ PN differs.

TABLE I

SIMULATED AND CALCULATED PERFORMANCE OF VOLTAGE-BIASED OSCILLATORS IN NMOS-ONLY AND COMPLEMENTARY CONFIGURATIONS

	nMOS ($L_{\text{decap}} = L_{\text{tail}} = 0$)	Complementary
Technology	TSMC 28-nm LP CMOS	
Freq. (GHz)	28	
PN @10kHz (dBc/Hz) (Sim./Cal.)	-44.13/-44.3	-39.69/-40
PN @1MHz (dBc/Hz)	-102.3	-98.67
Power (mW)	5.27	
FoM @1MHz (dB)	-184.5	-180.5
$1/f^3$ PN Corner (kHz)	~3000	~3000
V_{DD} (V)	0.75	1.36
V_{H1} (mV)	792	736.1
V_{H2}/V_{H1}	8.11%	0.29%
V_{H3}/V_{H1}	1.30%	5.51%

C. Harmonic Waveform Shaping Due to V_{H2} and V_{H3}

Waveform shaping of V_{DS} caused by I_{H2} (at $2\omega_0$) entering the inductive, resistive or capacitive nature of the CM tank (resonating at $\omega_{\text{cm,tank}}$) is conceptually modeled by [50], [58]:

$$V_{DS} \approx \begin{cases} |V_{H0}| + |V_{H1}| \cos \omega_0 t + |V_{H2}| \cos(2\omega_0 t + \frac{\pi}{2}), & (L) \\ |V_{H0}| + |V_{H1}| \cos \omega_0 t + |V_{H2}| \cos 2\omega_0 t, & (R) \\ |V_{H0}| + |V_{H1}| \cos \omega_0 t + |V_{H2}| \cos(2\omega_0 t - \frac{\pi}{2}), & (C) \end{cases} \quad (4)$$

where $|V_{H0,1,2}|$ are the magnitudes of dc, fundamental, and 2nd harmonic voltages, respectively. As shown in Fig. 5(a), the rising slope of V_{DS} (around $0.75T_0$) becomes steeper when I_{H2} sees an inductive nature of the CM tank (i.e., $\omega_{\text{cm,tank}} \gg 2\omega_0$), while in Fig. 5(c) its falling slope (around $0.25T_0$) gets steeper when I_{H2} encounters a capacitive nature of the CM tank (i.e., $\omega_{\text{cm,tank}} \ll 2\omega_0$). The V_{DS} becomes symmetric (with a flat bottom, see Fig. 5(b)⁴) when I_{H2} sees a resistive characteristic of the CM tank (i.e., $\omega_{\text{cm,tank}} = 2\omega_0$). On the other hand, the V_{DS} waveform shaping introduced by I_{H3} entering the capacitive nature of the DM tank, or specifically, the resistive nature of the DM dual-tank (e.g., class-F oscillators [60]) is

$$V_{DS} \approx \begin{cases} |V_{H0}| + |V_{H1}| \cos \omega_0 t + |V_{H3}| \cos(3\omega_0 t + \pi), & (R) \\ |V_{H0}| + |V_{H1}| \cos \omega_0 t + |V_{H3}| \cos(3\omega_0 t + \frac{\pi}{2}), & (C) \end{cases} \quad (5)$$

where $|V_{H3}|$ is the magnitude of 3rd-harmonic voltage. As shown in Fig. 5(d), it is no longer straightforward to define the general level of steepness for the two transition slopes (i.e.,

⁴This is further supported by Fig. 9 in [65], where the voltage peaks at $M_{1,2}$'s source node are aligned with zero-crossing points of their drain voltages (i.e., maximum CM current in zero-crossing points). This results in the bottom of DM drain voltage being aligned with the peak of CM voltage.

³The center tap of L_{tank} in Fig. 4(b) is floating.




Fig. 5. Conceptual models of waveform-shaping of V_{DS} due to I_{H2} entering (a) inductive, (b) resistive, or (c) capacitive terminations at $2\omega_0$; and due to I_{H3} entering (d) capacitive or (e) resistive terminations at $3\omega_0$ (Conditions: $|V_{H0}| = 1$ V, $|V_{H1}| = 1$ V, $|V_{H2}| = 0.2$ V, $|V_{H3}| = 0.1$ V).




Fig. 6. Simulated waveform of V_{GS} , $I_{1/f,\text{rms}}$, V_{DS} , h_{DS} , and $h_{DS} \cdot I_{1/f,\text{rms}}$ when I_{H2} entering an inductive path (a), (b), resistive & inductive path (c), (d), and capacitive path (e), (f) in the nMOS-only oscillator, and when the I_{H3} entering a capacitive path (g), (h) in the complementary oscillator.

at around $0.25T_0$ and $0.75T_0$) due to the inflection caused by the peak/bottom of V_{H3} aligned with the falling/rising edges of V_{H1} [58]. However, the rising part of V_{DS} is still gentler around $2T_0/3$ as compared with the faster falling part around $T_0/3$, which was neglected in [58]. It becomes symmetric when I_{H3} entering a resistive path, see Fig. 5(e). We thus conclude that the capacitive terminations of I_{H2} and I_{H3} flatten the rising edges of V_{DS} while their inductive terminations flatten the falling edges in different time instances of V_{DS} .

D. Numerical Verification

Fig. 6 shows the simulated plots of V_{GS} , $I_{1/f,\text{rms}}$ (obtained from Fig. 2), V_{DS} , and h_{DS} (see [49]) of the nMOS-only [Fig. 4(a)] and complementary [Fig. 4(b)] oscillators under different terminations of harmonic currents. When I_{H2} enters the inductive path of the implicit CM inductance of L_{tank} , it flattens the falling edge of V_{DS} (see Fig. 6(a)) and compare it with the conceptual model in Fig. 5(a), leading to a larger negative phase change (i.e., negative area of $h_{DS} \cdot I_{1/f,\text{rms}}$, shown in Fig. 6(b)) at the falling edge around $T_0/4$ (i.e., 8.75 ps). By




Fig. 7. Moving the peak of V_{GS} towards steeper edges of V_{DS} to suppress $1/f^3$ PN in an oscillator with steeper (a) falling or (b) rising edges of V_{DS} .

gradually increasing $L_{tail} + L_{decap}$, I_{H2} can see the resistive termination and then experience the capacitive termination due to the parasitic $C_{ds} + C_{gs}$ of nMOS pair [48], [50]. Figs. 6(e) and (f) show the more positive phase change caused by the $1/f$ noise in the flatter rising slopes of V_{DS} when I_{H2} enters the capacitive path. Interestingly, the weakest flicker noise upconversion does not happen when I_{H2} sees the purely resistive termination but rather at a partly inductive termination (e.g., $f_{cm,tank} = 59.64$ GHz $> 2 \times 28$ GHz), as shown in Figs. 6(c) and (d). This is because in the nMOS-only oscillator, I_{H2} entering the slightly inductive termination will sharpen V_{DS} 's rising edges a little to compensate for the detrimental effects of the I_{H3} residue entering the capacitive termination. As for the complementary oscillator [see Figs. 6(g)-(h)], V_{H3} steepens the falling parts of V_{DS} , while flattening the rising parts, leading to a smaller negative area of $h_{DS} \cdot I_{1f,rms}$ at around $T_0/3$ (i.e., 11.67 ps, see also Fig. 5(d)). Table I shows the tight agreement (< 0.5 dB) between the theory and simulations of PN @10 kHz, thus demonstrating the effectiveness of the proposed numerical method.

III. FLICKER PHASE NOISE REDUCTION MECHANISMS

With the new understanding of waveform shaping caused by the two ill-behaved 2nd and 3rd harmonics, three $1/f^3$ PN reduction techniques can be analyzed.

A. Second Harmonic Resonance (or Not?)

An additional 2nd-harmonic resonance by means of a tail-tank was one of the earliest effective techniques to reduce both thermal PN and flicker PN in LC tank oscillators [61], [62]. The analysis in [63] demonstrated that the improvement in thermal PN relies only on high-impedance of the CM path to suppress the “loaded- Q ” effects [64] (i.e., reducing $4kTg_{ds}$ noise). It can be also implemented by the high impedance of

the inductive CM path, rather than only 2nd-harmonic resonance. Shahmohammadi *et al.* [58] pointed out the association of the 2nd harmonic resonance with the waveform slope symmetry to explain their $1/f^3$ PN reduction mechanism, and demonstrated its implementation by an implicit CM resonance (also see [65]). With a careful consideration of the CM return path [48], [66], this technique was first applied in a mm-wave class-F₂₃ oscillator [8] featuring a record low $1/f^3$ PN corner of ~ 100 kHz (also see [67]–[70]).

A more general consideration should treat the termination of I_{H2} as a “knob” to tune the steepness of V_{DS} 's slopes. For example, in a complementary oscillator, I_{H3} might be entering the capacitive path of the DM tank and flattening the V_{DS} 's rising edges, causing the $1/f$ noise upconversion. However, adding a CM tank [65], [71] and forcing I_{H2} to enter high-impedance of the resistive/inductive CM path (also boosting V_{H2}) could sharpen these ill-behaved rising edges caused by V_{H3} , suppressing the $1/f^3$ PN.

B. Narrowing of Conduction Angle

Class-C oscillator was first introduced in [72] with a thorough analysis of its thermal PN mechanism. However, the theory explaining its excellent flicker PN (see [73]–[76] showing surprisingly good $1/f^3$ PN) was not revealed until [49]. In contrast to “symmetrising” the oscillating waveform by V_{H2} [48], narrowing of conduction angle could decrease the flicker current noise *exposure* to the asymmetric waveform caused by the 2nd (in nMOS-only class-C) or 3rd (in complementary class-C [77]) harmonic current entering the non-resistive terminations. In recent years, this technique attempted to add two “controlled switches” under the cross-coupled pair to decrease the conduction angle [78]–[80].

C. Phase Shift of V_{GS} Against V_{DS}

A positive phase shift of V_{GS} against V_{DS} (via an RC time-constant) was introduced [81], [82] in a complementary oscillator to reduce its $1/f^3$ PN. An intuitive understanding of this technique is portrayed in Fig. 7(a). As discussed in Section II, the 3rd-harmonic current entering the capacitive termination in a complementary oscillator, sharpens the falling edges of V_{DS} while leveling off its rising edges, thus leading to a smaller negative phase change caused by the $1/f$ noise at V_{DS} 's falling edges. However, if the peak of V_{GS} could move towards the steeper edge of V_{DS} (with shorter exposure time of $I_{1f,rms}$) by some phase shift (i.e., $|\Phi|$), increasing the exposure magnitude of $I_{1f,rms}$ for the limited exposure time, the net area of $h_{DS} \cdot I_{1f,rms}$ in one period will be null, ultimately suppressing the $1/f^3$ PN. Recently, the gate-drain phase shift technique was implemented by a capacitance-ratio (better PVT robustness than with the absolute RC time-constant) in a transformer-based complementary oscillator, demonstrating low flicker PN with wide tuning range (39%) [51] (also see [83]–[85] for more details on phase shift in a transformer). Further, we could predict that a negative phase shift of V_{GS} against V_{DS} could suppress the $1/f^3$ PN in an oscillator with steeper rising edges of V_{DS} (e.g., I_{H2} entering the inductive termination), as shown in 7(b). We

believe the gate-drain phase shift could be another promising “knob” in other typologies of oscillators.

IV. CONCLUSION

In this brief, we survey the theoretical developments of the flicker noise upconversion and methods of mitigating it. To dispel some current misunderstandings, we clarify that it is *both* of the ill-behaved 2nd (dominating in nMOS-only oscillators) and 3rd (dominating in complementary oscillators) harmonics that cause asymmetries in the oscillating waveform, leading to the $1/f$ noise upconversion. An inductive termination of the 2nd or 3rd harmonic current could flatten the falling edges of V_{DS} , while their capacitive path could flatten the rising edges. On the other hand, tuning the termination of the 2nd harmonic current, narrowing of conduction angle, and gate-drain phase shift are the three “knobs” to reduce the $1/f^3$ PN. The proposed simulation method of a periodically modulated rms value of flicker current noise (i.e., $I_{1/f,\text{rms}}$) and non-normalized ISF (i.e., h_{DS}) provide a powerful tool to study other low-flicker PN oscillator topologies in advanced CMOS.

ACKNOWLEDGMENT

The authors thank TSMC for technical support.

REFERENCES

- [1] P. Kushwaha *et al.*, “Characterization and modeling of flicker noise in FinFETs at advanced technology node,” *IEEE Electron Device Lett.*, vol. 40, no. 6, pp. 985–988, Jun. 2019.
- [2] E. Ioannidis, C. G. Theodorou, T. A. Karatsori, S. Haendler, C. Dimitriadis, and G. Ghibaudo, “Drain-current flicker noise modeling in nMOSFETs from a 14nm FDSOI technology,” *IEEE Trans. Electron Devices*, vol. 62, no. 5, pp. 1574–1578, May 2015.
- [3] S. Yoo, S. Choi, J. Kim, H. Yoon, Y. Lee, and J. Choi, “A low-integrated-phase-noise 27-30-GHz injection-locked frequency multiplier with an ultra-low-power frequency-tracking loop for mm-Wave-Band 5G transceivers,” *IEEE J. Solid-State Circuits*, vol. 53, no. 2, pp. 375–388, Feb. 2018.
- [4] W. Wu *et al.*, “A 28-nm 75-fs_{rms} analog fractional-N sampling PLL with a highly linear DTC incorporating background DTC gain calibration and reference clock duty cycle correction,” *IEEE J. Solid-State Circuits*, vol. 54, no. 5, pp. 1254–1265, May 2019.
- [5] Z. Yang, Y. Chen, S. Yang, P. Mak, and R. P. Martins, “A 25.4-to-29.5GHz 10.2mW isolated sub-sampling PLL achieving -252.9dB jitter-power FoM and -63dBc reference spur,” in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2019, pp. 270–271.
- [6] Z. Zhang, G. Zhu, and C. P. Yue, “A 0.65V 12-to-16GHz sub-sampling PLL with 56.4fsrms integrated jitter and -256.4dB FoM,” in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2019, pp. 488–489.
- [7] G. Shehata, M. Keaveney, and R. B. Staszewski, “A 184.6-dBc/Hz FOM 100-kHz flicker phase noise corner 30-GHz rotary traveling-wave oscillator using distributed stubs in 22-nm FD-SOI,” *IEEE Solid-State Circuits Lett.*, vol. 2, no. 9, pp. 103–106, Sep. 2019.
- [8] Y. Hu, T. Siriburanon, and R. B. Staszewski, “A 30-GHz class-F₂₃ oscillator in 28nm CMOS using harmonic extraction and achieving 120kHz $1/f^3$ corner,” in *Proc. IEEE Eur. Solid-State Circuits Conf. (ESSCIRC)*, 2017, pp. 87–90.
- [9] Y. Hu *et al.*, “A 21.7-to-26.5 GHz charge-sharing locking quadrature PLL with implicit digital frequency-tracking loop achieving 75fs jitter and -250dB ,” in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2020, pp. 276–277.
- [10] H. Liu *et al.*, “A 256- μW fractional-N digital pll with seamless automatic switching sub-sampling/sampling feedback path and duty-cycled frequency-locked loop in 65-nm CMOS,” *IEEE J. Solid-State Circuits*, vol. 54, no. 12, pp. 3478–3492, Dec. 2019.
- [11] K. Xu *et al.*, “A 0.85 mm² 51%-efficient 11 dB compact DCO-DPA in 16-nm FinFET for sub-GHz IoT TX using HD2 self-suppression and pulling mitigation,” *IEEE J. Solid-State Circuits*, vol. 54, no. 7, pp. 2028–2037, Jul. 2019.
- [12] J. Du, T. Siriburanon, Y. Hu, V. Govindaraj, and R. B. Staszewski, “A 2.02-2.87GHz -249dB FoM 1.1-mW digital PLL exploiting reference sampling phase detector,” *IEEE Solid-State Circuits Lett.*, vol. 3, pp. 158–161, 2020.
- [13] R. Han *et al.*, “Filling the gap: Silicon terahertz integrated circuits offer our best bet,” *IEEE Microw. Mag.*, vol. 20, no. 4, pp. 80–93, Apr. 2019.
- [14] Z. Zhang, G. Zhu, C. Wang, L. Wang, and C. P. Yue, “A 32-Gb/s 0.46pJ/bit PAM4 CDR using a quarter-rate linear phase detector and a self-biased PLL-based multiphase clock generator,” *IEEE J. Solid-State Circuits*, vol. 55, no. 10, pp. 2734–2746, Oct. 2020.
- [15] P.-J. Peng *et al.*, “A 100Gb/s NRZ transmitter with 8-tap FFE using a 7b DAC in 40nm CMOS,” in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2020, pp. 130–131.
- [16] B. Patra *et al.*, “Cry-CMOS circuits and systems for quantum computing applicaitons,” *IEEE J. Solid-State Circuits*, vol. 53, no. 1, pp. 309–321, Jan. 2018.
- [17] J. Gong, Y. Chen, F. Sebastian, E. Charbon, and M. Babaie, “A 200dB FoM 4-to-5 GHz cryogenic oscillator with an automatic common-mode resonance calibration for quantum computing applications,” in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2020, pp. 308–309.
- [18] I. Bashir *et al.*, “A single-electron injection device for CMOS charge qubits implemented in 22 nm FD-SOI,” *IEEE Solid-State Circuits Lett.*, vol. 3, pp. 206–209, 2020.
- [19] D. B. Lesson, “A simple model of feedback oscillator noise spectrum,” *Proc. IEEE*, vol. 54, no. 2, pp. 329–330, Feb. 1966.
- [20] B. Razavi, “A study of phase noise in CMOS oscillators,” *IEEE J. Solid-State Circuits*, vol. 31, no. 3, pp. 331–343, Mar. 1996.
- [21] A. Demir, A. Mehrotra, and J. Roychowdhury, “Phase noise in oscillators: A unifying theory and numerical methods for characterization,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 47, no. 5, pp. 655–674, May 2000.
- [22] A. A. Abidi, “Phase noise and jitter in CMOS ring oscillators,” *IEEE J. Solid-State Circuits*, vol. 41, no. 8, pp. 1803–1816, Aug. 2006.
- [23] P. Andreani, X. Wang, L. Vandi, and A. Fard, “A study of phase noise in Colpitts and LC-tank CMOS oscillators,” *IEEE J. Solid-State Circuits*, vol. 40, no. 5, pp. 1107–1118, May 2005.
- [24] F. Pepe and P. Andreani, “An experimental comparison between two widely adopted phase noise models,” in *Proc. IEEE Nordic Circuits Syst. Conf. (NORCAS)*, 2016, pp. 1–4.
- [25] C. Samori, “Understanding phase noise in LC VCOs—A key problem in RF integrated circuits,” *IEEE Solid-State Circuits Mag.*, vol. 8, no. 4, pp. 81–91, 2016.
- [26] V. Issakov, “The state of the art in CMOS VCOs,” *IEEE Microw. Mag.*, vol. 20, no. 12, pp. 59–71, Dec. 2019.
- [27] J. J. Rael and A. A. Abidi, “Physical processes of phase noise in differential LC oscillators,” in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, May 2020, pp. 569–572.
- [28] A. Hajimiri and T. H. Lee, “A general theory of phase noise in oscillator,” *IEEE J. Solid-State Circuits*, vol. 33, no. 2, pp. 179–194, Feb. 1998.
- [29] T. H. Lee and A. Hajimiri, “Oscillator phase noise: A tutorial,” *IEEE J. Solid-State Circuits*, vol. 35, no. 3, pp. 326–336, Mar. 2000.
- [30] A. Hajimiri, S. Limotyrakis, and T. H. Lee, “Jitter and phase noise in ring oscillators,” *IEEE J. Solid-State Circuits*, vol. 34, no. 6, pp. 790–804, Jun. 1999.
- [31] J. Yin, P.-I. Mak, F. Maloberti, and R. P. Martins, “A time-interleaved ring-VCO with reduced $1/f^3$ phase noise corner, extended tuning range and inherent divided output,” *IEEE J. Solid-State Circuits*, vol. 51, no. 12, pp. 2979–2991, Feb. 2016.
- [32] F. Pepe and P. Andreani, “An accurate analysis of phase noise in CMOS ring oscillators,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 8, pp. 1292–1296, Aug. 2019.
- [33] P. Andreani and S. Mattisson, “On the use of MOS varactors in RF VCO’s,” *IEEE J. Solid-State Circuits*, vol. 35, no. 6, pp. 905–910, Jun. 2000.
- [34] S. Levantino, C. Samori, A. Bonfanti, S. L. J. Gierkink, and A. L. Lacaita, “Frequency dependence on bias current in 5-GHz CMOS VCOs: Impact on tuning range and flicker noise upconversion,” *IEEE J. Solid-State Circuits*, vol. 37, no. 8, pp. 1003–1011, Aug. 2002.
- [35] S. Levantino, C. Samori, A. Zanchi, and A. L. Lacaita, “AM-to-PM conversion varactor-tuned oscillators,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 49, no. 7, pp. 509–513, Jul. 2002.
- [36] A. Bevilacqua and P. Andreani, “An analysis of $1/f$ noise to phase noise conversion in CMOS harmonic oscillators,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 5, pp. 938–945, May 2012.
- [37] Q. Shi, D. Guermandi, J. Cranckx, and P. Wambaeq, “Flicker noise upconversion mechanisms in K-band CMOS VCOs,” in *Proc. IEEE Asian Solid-State Circuits Conf.*, Nov. 2015, pp. 1–4.
- [38] J. Groszkowski, “The interdependence of frequency variation and harmonic content, and the problem of constant-frequency oscillator,” *Proc. IRE*, vol. 21, no. 7, pp. 958–981, Jul. 1933.

- [39] A. Ismail and A. Abidi, "CMOS differential oscillator with suppressed up-converted flicker noise," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2003.
- [40] A. Sheikholeslami, "Source degeneration," *IEEE Solid-State Circuits Mag.*, vol. 6, no. 3, pp. 5–6, 2014.
- [41] S. Pan and K. A. A. Makinwa, "A 10fJ/K² wheatstone bridge temperature sensor with a tail-resistor-linearized OTA," *IEEE J. Solid-State Circuits*, early access, Sep. 3, 2020, doi: 10.1109/JSSC.2020.3018164.
- [42] K. Kwok and H. C. Luong, "Ultra-low-voltage high-performance CMOS VCOs using transformer feedback," *IEEE J. Solid-State Circuits*, vol. 40, no. 3, pp. 652–660, Mar. 2005.
- [43] A. Visweswaran, R. B. Staszewski, and J. Long, "A clip-and-restore technique for phase desensitization in a 1.2V 65nm CMOS oscillator for cellular mobile and base stations," in *Proc. IEEE Solid-State Circuits Conf. (ISSCC)*, Feb. 2012, pp. 350–351.
- [44] L. Fanori and P. Andreani, "Class-D CMOS oscillators," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3105–3119, Dec. 2013.
- [45] C.-C. Li *et al.*, "A 0.2V trifilar-coil DCO with an energy harvesting DC-DC converter in 16nm FinFET CMOS with 188dB FoM, 1.3kHz resolution and frequency pushing of 38MHz/V," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2017.
- [46] R. B. Staszewski, C.-M. Huang, N. Barton, M.-C. Lee, and D. Leipold, "A digitally controlled oscillator in a 90nm digital CMOS process for mobile phones," *IEEE J. Solid-State Circuits*, vol. 40, no. 11, pp. 2203–2211, Nov. 2005.
- [47] J. Du, Y. Hu, T. Siriburanon, and R. B. Staszewski, "A 0.3V, 35% tuning-range, 60 kHz 1/f³-corner digitally-controlled oscillator with vertically integrated switched capacitor banks achieving FoM_T of -199dB in 28-nm CMOS," *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, 2019, pp. 1–4.
- [48] Y. Hu, T. Siriburanon, and R. B. Staszewski, "A low flicker noise 30GHz class-F₂₃ oscillator in 28-nm CMOS using implicit resonance and explicit common-mode return path," *IEEE J. Solid-State Circuits*, vol. 53, no. 7, pp. 1977–1987, Jul. 2018.
- [49] Y. Hu, T. Siriburanon, and R. B. Staszewski, "Intuitive understanding of flicker noise reduction via narrowing of conduction angle in voltage-biased oscillators," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 12, pp. 1962–1966, Dec. 2019.
- [50] Y. Hu, "Flicker noise upconversion and reduction mechanisms in RF/millimeter-wave oscillators for 5G communications," Ph.D. dissertation, School Elect. Electron. Eng., Univ. College Dublin, Dublin, Ireland, 2019. [Online]. Available: <http://hdl.handle.net/10197/11459>
- [51] X. Chen, Y. Hu, T. Siriburanon, J. Du, R. B. Staszewski, and A. Zhu, "A tiny complementary oscillator with 1/f³ noise reduction using a triple 8-shaped transformer," *IEEE Solid-State Circuits Lett.*, vol. 3, pp. 206–209, 2020.
- [52] A. V. Oppenheim, A. S. Willsky, and S. H. Nawab, *Signals & Systems*, 2nd ed. Upper Saddle River, NJ, USA: Prentice-Hall, 2003.
- [53] *Virtuoso Spectre Circuit Simulator and Accelerated Parallel Simulator RF Analysis User Guide*, Cadence Design Syst., Inc., San Jose, CA, USA, 2017.
- [54] J. Kim, B. S. Leibowitz, and M. Jeeradit, "Impulse sensitive function analysis of periodic circuits," in *Proc. IEEE ACM/IEEE Design Autom. Conf.*, 2008, pp. 386–391.
- [55] S. Levantino, P. Maffezzoni, F. Pepe, A. Bonfanti, C. Samori, and A. L. Lacaita, "Efficient calculation of the impulse sensitivity function in oscillators," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 59, no. 10, pp. 628–632, Oct. 2012.
- [56] F. Pepe, A. Bonfanti, S. Levantino, P. Maffezzoni, C. Samori, and A. L. Lacaita, "An efficient linear-time variant simulation technique of oscillator phase sensitivity function," in *Proc. SMACD*, 2012, pp. 17–20.
- [57] A. Bonfanti, F. Pepe, C. Samori, and A. L. Lacaita, "Flicker noise upconversion due to harmonic distortion in Van der Pol CMOS oscillators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 7, pp. 1418–1430, Jul. 2012.
- [58] M. Shahmohammadi, M. Babaie, and R. B. Staszewski, "A 1/f noise upconversion reduction technique for voltage-biased RF CMOS oscillators," *IEEE J. Solid-State Circuits*, vol. 51, no. 11, pp. 2610–2624, Nov. 2016.
- [59] F. Pepe and P. Andreani, "A general theory of phase noise in transconductor-based harmonic oscillators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64 no. 2, pp. 432–445, Feb. 2017.
- [60] M. Babaie and R. B. Staszewski, "A class-F oscillator," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3120–3133, Dec. 2013.
- [61] K. Hoshino, E. Hegazi, J. J. Rael, and A. A. Abidi, "A 1.5V, 1.7mA 700MHz CMOS LC oscillator with no upconverted flicker noise," *Proc. 27th Eur. Solid-State Circuits Conf. (ESSCIRC)*, Sep. 2001.
- [62] E. Hegazi, Henrik Sjoland, and A. A. Abidi, "A filtering technique to lower LC oscillator phase noise," *IEEE J. Solid-State Circuits*, vol. 36, no. 12, pp. 1921–1930, Dec. 2001.
- [63] L. Iotti, A. Mazzanti, and F. Svelto, "Insights into phase noise scaling in switch-coupled multi-core LC VCOs for E-band adaptive modulation links," *IEEE J. Solid-State Circuits*, vol. 52, no. 7, pp. 1703–1718, Jul. 2017.
- [64] D. Murphy, J. J. Rael, and A. A. Abidi, "Phase noise in LC oscillators: a phasor-based analysis of a general result and of loaded Q," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 6, pp. 1187–1203, Jun. 2010.
- [65] D. Murphy, H. Darabi, and H. Wu, "Implicit common-mode resonance in LC oscillators," *IEEE J. Solid-State Circuits*, vol. 52, no. 3, pp. 812–821, Mar. 2017.
- [66] M. Shahmohammadi, M. Babaie, and R. B. Staszewski, "Tuning range extension of a transformer-based oscillator through common-mode Colpitts resonance," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 4, pp. 836–846, Apr. 2017.
- [67] H. Guo, Y. Chen, P.-I. Mak, and R. P. Martins, "A 0.083-mm² 25.2-to-29.5 GHz multi-LC-tank class-F₂₃₄ VCO with a 189.6 dBc/Hz FoM," *IEEE Solid-State Circuits Lett.*, vol. 1, no. 4, pp. 86–89, Apr. 2018.
- [68] H. Guo, Y. Chen, P.-I. Mak, and R. P. Martins, "A 0.08 mm² 25.5-to-29.9 GHz multi-resonant-RLCM-tank VCO using a single-turn multi-tap inductor and CM-only capacitors achieving 191.6 dBc/Hz FoM and 130 kHz 1/f³ PN corner," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2019, pp. 410–412.
- [69] Z. Zong, P. Chen, and R. B. Staszewski, "A low-noise fractional-N digital frequency synthesizer with implicit frequency tripling for mm-Wave applications," *IEEE J. Solid-State Circuits*, vol. 54, no. 3, pp. 755–767, Mar. 2019.
- [70] C. C. Lim, H. Ramiah, J. Yin, P.-I. Mak, and R. P. Martins, "An inverse-class-F CMOS oscillator with intrinsic-high-Q first harmonic and second harmonic resonance," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3528–3539, Dec. 2018.
- [71] M. Garappazzi, P. M. Mendes, N. Codega, D. Manstretta, and R. Castello, "Analysis and design of a 195.6 dBc/Hz peak FoM P-N class-B oscillator with transformer-based tail filtering," *IEEE J. Solid-State Circuits*, vol. 50, no. 7, pp. 1657–1668, Jul. 2015.
- [72] A. Mazzanti and P. Andreani, "Class-C harmonic CMOS VCOs, with a general result on phase noise," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2716–2729, Dec. 2008.
- [73] W. Deng, K. Okada, and A. Matsuzawa, "Class-C VCO with amplitude feedback loop for robust start-up and enhanced oscillation swing," *IEEE J. Solid-State Circuits*, vol. 48, no. 2, pp. 429–440, Feb. 2013.
- [74] C.-H. Hong, C.-Y. Wu, and Y.-T. Liao, "Robustness enhancement of a class-C quadrature oscillator using capacitive source degeneration coupling," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62 no. 1, pp. 16–20, Jan. 2015.
- [75] S. A. Ahmadi-Mehr, M. Tohidian, and R. B. Staszewski, "Analysis and design of a multi-core oscillator for ultra-low phase noise," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63 no. 4, pp. 529–539, Apr. 2016.
- [76] A. Franceschin, P. Andreani, F. Padovan, M. Bassi, and A. Bevilacqua, "A 19.5-GHz 28-nm class-C CMOS VCO, with a reasonably rigorous result on 1/f noise upconversion caused by short-channel effects" *IEEE J. Solid-State Circuits*, vol. 55, no. 7, pp. 1842–1853, Jul. 2020.
- [77] L. Fanori and P. Andreani, "A high-swing complementary class-C VCO," in *Proc. IEEE Eur. Solid-State Circuits Conf.*, 2013, pp. 407–410.
- [78] A. T. Narayanan, N. Li, K. Okada, and A. Matsuzawa, "A pulse-tail-feedback VCO achieving FoM of 195 dBc/Hz with flicker noise corner of 700 Hz," in *Proc. IEEE Symp. VLSI Circuits*, 2017, pp. 124–145.
- [79] A. Mostajeran, M. S. Bakhtiar, and E. Afshari, "A 2.4GHz VCO with FoM of 190 dBc/Hz at 10 kHz-to-2 MHz offset frequencies in 0.13 um CMOS using an ISF manipulation technique," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2015, pp. 452–453.
- [80] F. Wang and H. Wang, "A noise circulating oscillator," *IEEE J. Solid-State Circuits*, vol. 54, no. 3, pp. 696–708, Feb. 2019.
- [81] S. Levantino, M. Zanuso, C. Samori, and A. Lavaita, "Suppression of flicker noise up-conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz band," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2010, pp. 50–51.
- [82] F. Pepe, A. Bonfanti, S. Levantino, C. Samori, and A. L. Lacaita, "Suppression of flicker noise up-conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz band," *IEEE J. Solid-State Circuits*, vol. 48, no. 10, pp. 2375–2389, Oct. 2013.
- [83] A. E.-Gouhary and N. M. Neihart, "An analysis of phase noise in transformer-based dual-tank oscillators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 7, pp. 2098–2109, Jul. 2014.
- [84] A. Mazzanti and A. Bevilacqua, "On the phase noise performance of transformer-based CMOS differential-pair harmonic oscillators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 9, pp. 2334–2341, Sep. 2015.
- [85] A. Bevilacqua, "Fundamentals of integrated transformers: From principles to applications," *IEEE Solid-State Circuits Mag.*, vol. 12, no. 4, pp. 86–100, 2020.